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Abstract
Three dimensional integration schemes for VLSI have the potential for enabling the
development of new high-performance architectures for applications such as focal
plane sensors. Due to the high costs involved in 3-D VLSI fabrication and the fabri-
cation complexity of 3-D integration, analysis of the design and process tradeoffs for
a particular application is essential. An architectural and topological design tool is
presented that enables the high-level analysis and optimization of sensor architectures
targeted to a variety of 3-D VLSI process options. This design tool is based on an
inference chain evaluation framework, and allows for a high-level structural represen-
tation of a circuit architecture to be considered in conjunction with low-level process
models. Approximation strategies for projecting circuit area and performance are
incorporated into the inference chain relations.
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Chapter 1
Introduction
1.1 Motivation
Over the past several decades, transistor technology development has focused on
reduction of process critical dimensions (CD) and supply voltages. This has been
primarily driven by high-volume digital applications. For many analog applications
requiring a large dynamic range, further scaling beyond the 0.25 Pm-node has yielded
diminishing benefits. Now, as device-to-device interconnect limitations begin to dom-
inate in digital VLSI systems, new technologies are emerging that may also prove
beneficial for many analog and mixed signal applications. One especially promising
new technology is three-dimensional (3-D) integration.
Three-dimensional integration schemes for VLSI have the potential for enabling
the development of new high-performance sensor architectures for applications such
as focal planes, chemical and biological agent detectors and micronodes. In particular,
3-D VLSI technology is well suited to problems that can benefit from the use of parallel
signal detection and processing paths, as well as those for which various stages of the
signal path are best implemented in different technologies.
Because of the high costs involved in 3-D VLSI fabrication and the modular na-
ture of 3-D integration, analysis of the design and process tradeoffs for a particular
15
application is essential. An architectural and topological design tool is developed to
enable the high-level analysis and optimization of sensor architectures targeted to
a particular set of 3-D VLSI process options. The ultimate goal of this research is
the development of a tool that can be used in the conceptual phases of a design to
analyze the tradeoffs inherent in the available architectural and process options. This
information is particularly useful in cost-benefit analyses of proposed systems, and in
selection of appropriate wafer processes for each tier of a potential 3-D integrated die.
The ultimate goal is to facilitate the determination of the most promising approach
for a particular application.
By its very nature, electronic design automation (EDA) for 3-D mixed signal
circuits is an important but technically difficult problem. This work will provide the
groundwork for a 3-D EDA tool. Further enhancements by future investigators are
to be expected.
1.2 Concise Background
Over the past several years, increasing attention has been directed toward the three-
dimensional integration of VLSI circuits. This development has primarily been driven
by the demands of digital applications, but tangible benefits are projected for analog
applications as well. It has been demonstrated that the three-dimensional stacking
of multiple active device layers can significantly reduce the number of long global
and semi-global interconnects. [35, 36] Since digital VLSI systems are increasingly
limited by the performance of the back end, significant speed and power benefits are
anticipated.
There are a number of 3-D integration schemes presently under development.
One approach uses low temperature silicon epitaxy to achieve vertical integration. [12]
Although there exists the potential for high vertical connectivity with this method,
thermal budget considerations would likely limit such processes to a small number of
16
active device layers. An alternative method uses low temperature wafer bonding of
processed wafers to form a multi-tiered structure.[9, 37] Since each tier of the final
die corresponds to an individually processed wafer, a tremendous degree of process
flexibility is possible with this method. For example, multiple material systems may
be used, thermal budgets for each tier are essentially independent, and the number
of active device tiers is limited primarily by the yield and reliability of the bonding
process and other mechanical and thermal constraints. The particular 3-D processes
considered in this study are discussed in further detail in chapter 2.
Wafer-bonded 3-D processes may offer considerable benefits for analog and mixed
signal designs. 3-D stacking of state-of-the-art digital CMOS devices on top of analog-
optimized wafers with larger gate CD has been getting increasing attention.[25] One
possible early application of wafer-bonded processes is in the area of solid state im-
agers. This is an area of considerable ongoing research. [9, 24, 28, 29] The EDA design
aid presented here finds its intended application in this area of integrated imagers.
The EDA infrastructure necessary for enabling design of commercial 3-D inte-
grated circuits is not yet in place for digital applications. There has been exten-
sive research pertaining to the modeling of interconnects in such systems.[16, 35, 36]
Based on these interconnect models, some digital place and route algorithms have
been implemented. [33, 34] For full-custom design, a 3-D extension of the MAGIC
CAD tool has been developed. [4] However, very few EDA design aids exist for analog
and mixed signal design, even for conventional 2-D integration.
The conceptual stages of 3-D imager design are well suited to automation. Any
proposed imager architecture can be described as a set of signal processing paths, each
composed of well-understood sub-blocks. For most 2-D imager designs, the topology
of the imager is easily anticipated, thus eliminating the need for semi-automated
pre-design. In this conventional case, the size of the pixel places a strict limit on
the complexity of the per-pixel circuitry, thus limiting the design options. With
the introduction of 3-D integration technology, the set of achievable architectures
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increases tremendously since more of the signal processing can be implemented within
the pixel itself. This leads to a new set of design tradeoffs, not the least of which is
that between the parallelism of the signal processing and the number of tiers of active
devices.
The purpose of the described tool is to facilitate the exploration of these new
tradeoffs in the initial stages of architectural design. It will allow circuit architectures
to be defined at a high level so that their performance may be evaluated prior to the
more expensive phases of the design cycle. It will also aid in the determination of
an initial floor plan that makes good use of the process flexibility that wafer bonding
technology offers the circuit designer.
For most imaging systems, the signal processing path is generally described as
follows.[27] As illustrated in the signal flow diagram of figure 1-1, the incident radia-
tion, here indicated as "light," generates an analog response in the detector. This is
typically subject to analog conditioning prior to analog to digital conversion (ADC)
and subsequent digital processing. In some applications, particular components of
this signal flow are eliminated. For example, in Geiger mode avalanche photodiode
based photon counting and LADAR imagers, the photodetector is designed to pro-
duce a full digital swing, which can then serve as a direct input to digital signal
processing. [6]
Detector Analog A/D Digital
Processing Conversion Processing
Figure 1-1: Typical signal flow path for an imager system
The detector and the input to the analog processing are always implemented in
a per-pixel manner. The remainder of the analog processing stage, the ADC and
the digital processing may be implemented in a per-pixel manner, shared by a set
of pixels, or implemented once for the array. In addition, the functions of each of
these blocks may be broken up into a per-pixel component or a shared component.
18
----... .. .- Mmmo
Increased functionality within the pixel can provide the benefits of improved signal to
noise ratio, increased speed, and reduced power. The primary constraint limiting the
addition of new functionality to the pixel is the maximum pixel area. 3-D integration
can increase the available area for per-pixel processing, but this capability comes at
the expense of an increased process cost and decreased yield.
A simplified illustration suggesting some of the tradeoffs inherent in the design of
an imager is shown in figure 1-2.[27] Expressions for estimated power consumption
of the analog processing, ADC, and digital processing are given. Note that the opti-
mization of this system requires an understanding of the coefficients KA, KADC, and
KD, which are technology and implementation dependent. Such an optimization is
necessary in determining what aspects of signal processing are best managed at the
analog front end or the digital back end.
Signal Analog - ADC N Digital
Input Processing Processing
Power = KA * BW -VDR2  Power = KADC -BW -VDR Power = KD -BW - log(VDR)
VDR = voltage dynamic range BW = bandwidth
Figure 1-2: Power consumption for a typical signal path
In a 3-D design, new possibilities are introduced that affect this tradeoff. In
particular, the analog processing may be made much more sophisticated and the
ADC may be implemented at the pixel. It is even possible to place digital processing
immediately behind the pixel array, allowing for massively parallel inputs.
1.3 Objective of This Thesis Work
Due to the high costs involved in 3-D VLSI fabrication and the modular nature of
3-D integration, analysis of the design and process tradeoffs for a particular appli-
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cation is essential. This work investigates the incorporation of technology analysis
into the front end architectural and topological design toolset to enable the high-level
analysis and optimization of sensor architectures targeted to a particular set of 3-D
VLSI process options. By combining Verilog-AMS behavioral modeling [1] with in-
ference chain based technology extrapolation [11], automated analysis of technology
constraints within the context of the circuit design process is implemented.
The intended inputs to this EDA flow are based on the combination of a param-
eterized Verilog-AMS behavioral model and a set of associated GTX parameters and
rules. (The GTX technology extrapolation framework is described in section 2.3.1.)
Process data is likewise specified in terms of additional GTX parameters and rules. In
a practical setting, a process library may be envisioned that contains a set of available
process options, thus allowing for the exploration of optimal process technologies for
each wafer tier. Sub-block models are constructed to be parameterized according to
the available process technology space. The library of sub-block models may consist
of a combination of existing precharacterized reusable intellectual property (IP) and
generalized topological models that use empirical performance metrics to estimate
the achievable performance of a proposed subsystem. Likewise, it is also feasible to
allow for certain sub-block selection operations to be performed using an inference
chain method similar to that used for deriving the behavioral parameters.
The intended output files consist of Verilog-AMS cases that are suitable inputs to
conventional simulation engines, along with a set of inference chain derived metrics
that provide the designer with an initial insight into the system performance even
prior to behavioral modeling. After a number of iterations, a proposed system-level
floor plan may be derived that suggests the optimum technology for each tier of the
3-D wafer stack, the optimum placement of subblocks within the stack, projected
performance and other meaningful information.
The ultimate goal of this work is the development of a tool that can be used in
the conceptual phases of a design to analyze the tradeoffs inherent in the available
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architectural and process options. This tool may then be used in determination of the
most promising approach for a particular application. This information is particularly
useful in cost-benefit analyses of proposed systems, and in selection of appropriate
wafer processes and circuit architecture for each tier of a potential 3-D integrated die.
1.4 Technical Approach
This work focuses on the development of an EDA solution that combines behavioral
modeling with technology extrapolation to facilitate the tradeoff analysis required for
architectural design of 3-D imagers. An attempt will be made to build upon much of
the existing analog/mixed signal hardware description language (HDL) infrastructure.
For that reason, a generalized output interface has been implemented that allows for
projected circuit parameters to be used in conjuction with HDL representations in
languages such as Verilog-AMS [1]. The technology extrapolation infrastructure of
GTX, the MARCO GSRC Technology Extrapolation System [11] is used for inference
chain evaluation. GTX is described further in section 2.3.1.
The EDA flow that has been implemented is illustrated in figure 1-3. The requisite
"general knowledge" concerning 3-D integration, interconnect schemes, optimization
algorithms etc. is represented in the form of GTX parameters and rules. Additional
library data provides specific parameters and rules for a particular set of processes and
circuits. By supplying process selections, design options, constraints, and application-
specific models, a designer may initiate the inference chain implemented as part of
the general knowledge, thus evaluating relevant descriptive parameters pertaining to
predicted system performance. Some of these parameters may be used by an HDL
model builder or SPICE model builder to allow for behavioral modeling. The designer
then closes the feedback loop of the design flow by altering inputs based on knowledge
gained.
In this work, the focus is on development of the "general knowledge" and "HDL
21
DESIGNER
USER INPUT
-Process selections
-Possible design decisions
-Design constraints
-Circuit-specific models
GENERAL KNOWLEDGE
-Models for types of processes
-Models for types of interconnects
-Models for fundamental circuits
-Optimization algorithms
LIBRARY DATA
-Process Parameters
*Library circuit knowledge
Figure 1-3: EDA
I
HDL INTERFACE
-HDL model builder
ecrinputs
Pre-packaged
The foci of this work are the
"General Knowledge" and "HDL
Interface" blocks.
flow for conceptual design of 3-D sensors
interface" blocks of the design flow. Particular emphasis is given to the formulation
of approximation startegies that allow for rapid projection of circuit performance
parameters for various process and implementation configurations. Throughout this
work, elements of the design flow are evaluated in two ways. First, assumptions
and approximations are validated using accepted modeling techniques. In particular,
Synopsys HSPICE and Silvaco Exact2 have been respectively selected as a circuit level
simulator and a field solver. The utility of the developed EDA flow is demonstrated
through its application to actual design situations. Thus, case studies are included
that focus on particular aspects of the proposed flow.
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1.5 Nomenclature
1.5.1 Terminology
Since 3-D VLSI technology is still in the early stages of development, much of the
applicable terminology is not well established. The following definitions are used
throughout this thesis work. In general, the terminology will follow that used in the
design guide for the MIT Lincoln Laboratory 3-D FDSOI process.[2]
3-D via See inter-tier via.
design layer
device plane
inter-tier via
interconnect plane
level
masking metal
mating metal
A set of polygons in a layout database represent-
ing a common design purpose. For example, the
design layer METAL1 may define features on the
first metal level of a VLSI process.
A plane of circuit features on levels correspond-
ing to active area, implants, polysilicon gates, etc.
which form active devices.
A via that connects interconnect planes on two tiers.
A plane of circuit features on metal and via levels.
A fabricated set of features formed in a particular
lithography step.
In a post-bond 3-D via process, a metal layer that
serves as both a hard mask in 3-D via formation
and as an electrical contact. See section F.1.
In a post-bond 3-D via process, the metal layer onto
which a 3-D via lands. See section F. 1. In a pre-
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bond via process, the metal layer onto which each
via from a Cu bond pad lands. See section F.2.
pre-bond 3-D via process A 3-D integration process in which part of the inter-
tier via is formed on each of the wafers prior to
bonding. The two surfaces are subsequently mated,
forming the interconnected tiers. See section F.2.
post-bond 3-D via process A 3-D integration process in which inter-tier vias
are etched after the wafers corresponding to the
connected tiers have been bonded. See section F.1.
stratum See tier.
tier A combination of a device plane and one or more
proximate interconnect planes. A three-dimensional
circuit is formed through the stacking of multiple
tiers. In some sources, the term stratum is used in
a synonomous manner.
In cases where the level of an intra-tier or inter-tier via must be referenced using a
single number, it will be referenced using the level on which it lands, i.e. the lowest of
the two level numbers. For example, a via connecting the first and second metal levels
may be described as "vial." Likewise an inter-tier via connecting tiers two and three
may be described as "3Dvia2." This convention will be useful in cases where index
numbers must be used to refer to via levels. A similar situation arises in referencing
an alignment step, particularly for the case of tier-to-tier alignment. In this case the
index number of the referenced alignment will be the lowest tier number. Thus for an
alignment of the second and third tiers of a 3-D stack, the alignment will be described
as "number 2."
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Discussion of the GTX inference-chain based technology extrapolation system also
requires a few definitions [11]:
implementation
knowledge
parameter
rule
rule chain
For purposes of discussion of the GTX system, "im-
plementation" refers to the derivation engine and
the user interface.
For purposes of discussion of the GTX system, "knowl-
edge" refers to parameters, rules, and rule chains.
Parameters contain data. Each has a particular
name, data type, and associated units.
A rule is a potential inference between parameters,
i.e. a model.
A rule chain is a study in which a set of rules is
used to obtain a particular result.
1.5.2 Typographical Conventions
In this work, software code is presented in courier font. Numerous languages are
used, including Perl, Verilog-AMS, SPICE and GTX. In cases where the purpose
of the included code is to demonstrate syntactic details, the following additional
conventions are used:
1. Lower case words are used to denote syntactic categories. These may contain
underscores. Examples include: expression, list-of _arguments.
2. Bold face words are used to denote reserved keywords, operators, and syntacti-
caly required punctuation. Examples include: module, parameter.
3. A vertical bar is used to separate alternative items.
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4. Square brackets enclose optional items, except when printed in bold, in which
case they represent themselves.
5. Braces enclose a repeated item unless they apear in bold, in which case they
stand for themselves. Such a repeated item may appear zero or more times,
with the repetitions occuring from left to right.
6. If the name of a category starts with an italicized ("slanted" for TeX purists)
part, it is equivalent to the category name without the italicized part. However,
the italicized part conveys some additional semantic information. For example
node-identifier is an identifier used to identify a node.
7. When GTX rules and parameters are referenced, they are presented in courier
font, with slanted text representing a numeric index such as a tier number.
Tokens used in string parameters are also presented in courier.
In addition to these conventions, the languages used in this work each have their
own conventions for variable names, etc. These are documented in the various refer-
ence works for these particular languages.
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Chapter 2
Essential Background
By its very nature, EDA software stitches together the somewhat independent de-
velopments in fabrication technology and circuit design. Hence, it is necessary to
include some background on each. First, two example 3-D integration processes are
discussed. Following this is a discussion of image sensor architectures, from the opti-
cal system and analog front end through the subsequent A/D conversion and digital
signal processing. Lastly, the state-of-the-art EDA capabilities on which this work is
based, including the GTX framework and Verilog-AMS are reviewed and discussed.
2.1 3-D Fabrication Technologies
Two 3-D integration processes are considered in this work. These are discussed in de-
tail in appendix F. Both processes are based on wafer bonding of silicon-on-insulator
(SOI) tiers. In the pre-bond method, illustrated in figure 2-1(a), inter-tier vias are
formed prior to wafer bonding. The inter-tier interconnect is formed by mated copper
bondpads. This pre-bond method is under development at the Microsystem Tech-
nology Laboratories (MTL) at MIT[19, 36, 37]. In the post-bond method, illustrated
in figure 2-1(b), inter-tier vias are formed after wafer bonding. In this case, one tier
must be completely etched through to form the 3-D via. This method was devel-
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oped at MIT Lincoln Laboratory (MITLL)[9, 2] and is presently available for circuit
prototyping.
Tier 2 Iner-tier vias are formedvias
on each mating metal Tier 2 cut completely
surface. These are capped tro te
with bonding pads that top tier.
are then mated. s ... . .
Tier 1 Tier 1
(a) Pre-bond flow (b) Post-bond flow
Figure 2-1: Two 3-D integration methods
The method of 3-D via formation has a direct effect on the available area on each
tier for pixel implementation. See appendix F for more details.
2.2 Image Sensor Architectures
The essential function of an image sensor is to collect photons over a spatial extent
and to convert those photons into a meaningful set of electrical signals. Other types
of sensors perform a similar function, i.e. converting physical effects into electrical
signals through the use of an array of transducers. Throughout this work, the focus is
directed on a subset of image sensors, but much of what is developed may be applied
to a wide range of applications.
2.2.1 Focal Plane Array Design Constraints
A focal plane array (FPA) is an array of phototransducers and associated circuitry
that is placed at the focal point of the optical axis of an imaging system. FPA
designs tend to be targeted toward particular applications, and thus vary widely in
architecture. This section presents a brief and partial survey of constraints driving
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FPA technology. Further information is widely available in the literature. [18, 27, 31,
45, 51, 52]
Each imaging application requires sensitivity to a particular range of wavelengths.
The radiation of interest may range from x-rays to long-wave infrared (LWIR). The
transducer must be selected according to its wavelength sensitivity. In addition, the
minimum useful pixel pitch is determined by the resolution of the optical system,
which is a function of both the lens design and the wavelength. For infrared tele-
scopes, the minimum diameter of the first Airy disk can be found using the following
equation:[31, pages 60-63]
d = 2.44 x A,, x (f/#) (2.1)
where A,, is the cut-off wavelength of the optical system and (f/#) is the effective
F/number of the optical system. This is simply a statement of the Rayleigh resolution
criterion. Thus for an f/1.8, 8-11-pim LWIR telescope, d = 2.44 x 11pm x 1.8 = 48pm.
So for this case, the FPA pixel size has a lower limit of about 48 pm. Note that a
cost tradeoff exists between the complexity of the optical system and the size of the
pixel.
For visible wavelengths (400 nm to 700 nm), a similar tradeoff exists. [48, pages 157-
173] However, the complexity of the optical system is often limited by the nature of the
targeted applications. For most consumer visible imaging applications, it is generally
accepted that the minimum useful pixel pitch is approximately 5 Pm.[51]
The photon flux and image contrast also vary with the application. Visible ap-
plications may require sensitivity to low light levels, capacity for collection of large
photon counts or, in many cases, a compromise between the two. For IR applications,
the image is often a relatively low-contrast scene superimposed on a very high back-
ground pedestal which also contributes to detector shot noise. [43] The small bandgap
of the IR detector materials and the need to minimize electronic noise often makes
cryogenic cooling of the IRFPA essential. Thus the analog FPA circuitry must be
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designed to operate in a low-temperature ambient.
Many other application-driven constraints are encountered in FPA design.[27]
Large-format imagers present new design and process challenges, particularly with
respect to circuit yield. In some cases, integrated multi-color focal planes with multi-
ple transducer structures are required. Curved FPAs are useful for wide-field imaging.
Some applications require very short integration times or very high frame rates. For
low light level imaging, or high temporal resolution imaging, digital photon counting
FPA architectures may be preferred.[6]
These application specific constraints determine the pixel modules that must be
placed at the front end of the signal processing path. If low-noise spatial transfer
of signals or binning of charge is required, charge-coupled devices (CCDs) may be
implemented. Fixed pattern and - noise may be mitigated through the use of corre-
lated double sampling. For imaging applications where there is a low-contrast image
superimposed on a bright pedestal, background subtraction may be required. Both
spatial and temporal filters may be included. In some cases, photon counting or
ramp-and-fire architectures may be employed.
Given the vast array of applications and architectures, it is necessary that any
EDA tool or methodology be sufficiently general to address specific design challenges.
Thus, there is a need to generalize the various functional blocks of FPA modules and
to construct a framework whereby an imager chip may be represented functionally
and structurally in terms of these modules. In this work, the starting point for this
representation will utilize the Verilog-AMS hardware description language (HDL).
2.2.2 Analog-to-Digital Converter Technologies
Recall from figure 1-2 that the signal flow path includes analog processing, ADC, and
digital processing. In any performance projection, the power consumption for each of
these must be considered. For the case of the analog processing, the circuit design is
strongly dependent on the application. The digital processing, while also application
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dependent, is usually easily understood through conventional digital VLSI considera-
tions. It is the ADC stage of the signal flow that in many cases will provide the most
opportunities and challenges during the conceptual phase of a highly-integrated FPA
design.
For a given technology, ADC power dissipation is empirically proportional to both
the sampling rate and resolution. Recognizing this in 1993, the ISSCC Program Com-
mittee suggested a performance metric to normalize out these quantities. [22] This was
further revised to take into consideration the difference between the stated number of
bits, i.e. the number of output leads, and the effective number of bits as determined by
the signal-to-noise ratio (SNR) and distortion. [47] For high-speed converters, the SNR
and distortion typically become degraded as the frequency of operation increases, thus
requiring the use of effective resolution bandwidth instead of the sampling rate.[20]
However, these high sampling rates are not typically encountered in image sensors,
and so the following equation shall be used for determining the ADC quantization
energy for use as a performance metric:
EQ = PADCEQ 2Beff . F8  22
where PADC is the ADC power dissipation, Beff is the effective number of bits, with
SNR and distortion taken into account, and F, is the sampling rate.
2.3 Foundational EDA Infrastructure
Before developing any new EDA solution, four questions must be answered:
1. What aspects of the problem can be addressed using the existing software in-
frastructure?
2. What methodologies are needed to apply existing EDA tools to the problem?
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3. Are there aspects of the proposed new methodologies that require development
of new user interfaces, library formats, scripts, and other EDA aids?
4. Are there aspects of the problem that the existing EDA tools cannot solve
adequately or efficiently? That is, must new tools be developed?
There are several existing tools that are promising components of a 3-D sensor
architectural design solution. These are described below.
2.3.1 The GTX Framework
The ability to integrate multiple process technologies into a 3-D process opens the
door to many new design opportunities. This flexibility comes at a cost. A designer
is forced to make process technology decisions near the start of the design cycle, but
now many aspects of the process are available as design variables. These decisions
relate to questions such as:
1. What is the optimum number of tiers?
2. What process technology should be selected for each tier?
3. How do design rules for inter-tier vias affect the achievable pixel pitch?
4. How does the selection of 3-D via process affect the cost/performance tradeoffs?
All of these questions essentially pertain to the interaction of process technol-
ogy and design. The MARCO GSRC Technology Extrapolation System (GTX) [11]
was developed to answer similar questions regarding the development of the inte-
grated electronics infrastucture itself. GTX serves a parallel function to technology
roadmaps, allowing engineers in the many disciplines and industries that are engaged
in the evolution of VLSI to understand technology trends. As illustrated in figure 2-
2, the GTX architecture aims to separate "knowledge" from "implementation," thus
allowing for a wide range of applications.
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Figure 2-2: Structure of the GTX framework [11]
GTX allows for prediction of achievable design using a high level of abstraction.
By designing an appropriate rule chain and applying it to known parameters, a wide
range of studies may be performed. Knowledge can be specified using ASCII code,
thus allowing for easy implementation of custom investigations. For rules that are
too complex for ASCII specification, compiled "code rules" are also possible.
The following simple example illustrates the structure of GTX. Suppose an ap-
plication requires a photodiode of a particular area. Suppose also that an estimate
of the length of a photodiode edge is needed to project the required pixel pitch. We
might define a parameter for that photodiode edge length as follows:
#parameter dl-diode
#type double
#units {m}
#default
le-6
#description
photodiode length
#endparameter
The GTX engine might use a rule such as the following to determine dl-diode.
#rule RULE-dl-diode
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#description
example rule to calculate photodiode edge length
#output
double {m} dldiode; / photodiod
#inputs
double {m^2} dA-diode; // photodiod
#body
sqrt{dA-diode}
#endrule
e length
e area
Because rules must be explicitly derived for each calculated parameter, this tool
is not well suited to the problem of circuit design. Rather, it is a useful tool for ex-
ploring achievable design when relationsips between parameters are reasonably well
understood. For particular subcircuit modules, however, deriving a relationship be-
tween technology parameters and achieveable performance is feasible. In addition,
when rules may be specified in a sufficiently general way as to allow input parame-
ters to be derived from structural representations of circuits, high-level architectural
considerations may be explored. Therefore, it is beneficial to combine this technology
extrapolation capability with that of a behavioral modeling tool.
2.3.2 Verilog-AMS Capabilities
The Verilog-AMS HDL[1] is a behavioral language for analog and mixed-signal sys-
tems. This HDL allows a designer to create and use high-level behavioral descriptions
and structural descriptions of systems and components. Modules may be described
mathematically in terms of ports and external parameters. Verilog-AMS may be used
to describe systems in many disciplines: electrical, mechanical, fluidic, and thermo-
dynamic.
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Among the various disciplines for which this HDL is useful, there exist conservative
disciplines that specify potential and flow and follow Kirchhoff's flow law, and non-
conservative disciplines that only specify a potential nature. One use of only the
potential nature is in a signal flow model.
In chapter 6, an interface that allows modeling languages such as Verilog-AMS to
be used in conjunction with GTX will be presented.
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Chapter 3
GTX Model Development for 3-D
VLSI Processes
In this section, several GTX models for 3-D VLSI are presented that will serve as a
starting point for more complex design studies. The goal is to investigate the potential
of incorporating models such as these into the design flow. In some cases, models are
fully implemented and demonstrated, while in other cases, the modeling approach
is only proposed. In a practical implementation, most of this process knowledge
would be incorporated into process library files, with relevant parameters pertaining
to process options available to a designer for studies of circuit implications.
3.1 New GTX Literals and Parameters
In order to promote consistent parameter naming, the GTX documentation outlines
a convention for parameter names.[10] Parameter names are composed of "literals"
divided by underscores. The allowed literals are grouped in different "literal lists":
preposition literals, principal literals, place literals, qualifier literals, adverbial literals,
index literals, and unit literals. A parameter has the following form:
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[preposition] -principal{ [qualifier] -place}_{qualif ier}
-[adverbial] _[index] _ [unit]
For this work, several new literals are defined. These will be described as necessary
when new parameters are discussed. Symbols corresponding to certain parameters
are defined for use in describing rules in terms of mathematical equations. These
definitions appear in the appropriate parameter listing table.
3.2 Design Rule Modeling
In a conventional circuit design methodology, design rules and process parameters are
treated as constant. However, in 3-D VLSI multiple process technologies and multiple
process options within a particular technology may be applied to a proposed design.
Hence, design rules and process parameters must exist as sets of discrete options.
Design rules for the technologies of interest will constrain the layout of a proposed
circuit, making necessary a means of investigating their impact on achievable design.
It is particularly important to understand the effect of misalignment on design rules
and the requirements for exclusion zones to provide inter-tier vias with adequate
clearance. These issues are discussed in detail in sections F.1 and F.2 of the appendix.
In this section, implementation of the GTX model and related analysis is presented.
In addition to serving as inputs to models, design rules serve to constrain the
exploration space. GTX provides "constraint rules" that ensure that computational
resources are not wasted on invalid cases. When a constraint rule is violated, GTX
discontinues computation for that particular input parameter set and discards any
data obtained for that case. For example, a constraint might be set that particular
metal spacings must not violate a minimum metal spacing design rule.
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3.2.1 Process Flow Representation
Process flow description parameters provide information on attributes such as the
process type, production volume and level order. Some flow parameters that relate to
design rule modeling are listed in table 3.1. These parameters tend to be qualitative
in nature.
Intra-tier Process Description Parameters
The fabrication process for each individual tier is represented using several param-
eters. The k-levelsTX parameter lists the process levels for tier X. These levels
align to the levels listed in k-alignto-levelsTX. Inter-tier vias connecting to tier X
align to the levels specified by k-alignto-vias-intertierTX. Alignment analysis is
described further in sections 3.2.3, 3.2.4 and 3.2.5. Inter-tier vias land on tier X at
the levels indicated by k_3Dviasstopat_TX.
3-D Process Flow Type
As outlined in sections F.1 and F.2, there are multiple methods of forming 3-D vias.
Each of these cases has a particular method in which certain design rules must be
derived. The parameter k_3Dflowtype selects the appropriate method for deriving
these rules. In this work, two values of k_3Dflowtype are supported: pre-bond and
post-bond.
For the case where k_3Dflowtype=post-bond, it is assumed that all inter-tier vias
cut through the higher-number tier and land on the lower-number tier. For a flow
in which a tier may serve as a landing tier for post-bond inter-tier vias from both
directions, a new value for k_3Dflowtype would be necessary, along with additional
parameters to represent the new degree of freedom of via directionality.
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Parameter Type Interpretation
k-3Dflowtype string Selects pre-bond or post-bond 3-D via flow
Each element indicates which inter-tier vias
cut through the corresponding level in
k-levelsTX (binary values converted to dou-
ble for vector storage)
000 if none
100 if X only
k3Dvias-cuttingthru vector 010 if unmasked part X-1 only
_evelsTX <double> 011 if masked part X-1 only
110 if X and unmasked Dart X-1
111 if X and masked part X-1
(landing via is considered cut through, mask-
ing metal is considered cut through by un-
masked part)
Comma-delimited list of levels on which inter-
k_3DviasstopatX string tier vias X and (X-1) land
k-alignmethod-tiers string Selects orientation of aligned tiers X and X+1
_orientationiX
Comma-delimited list of levels to which each
kalignto~levelsTX string lee.nkeesXainvel in k-levelsTX aligns
k-alignto-vias . Comma-delimited list of levels to which in-
_intertierTX tertier vias from above and below align
Selects whether pre-bond via bondpads are
formed directly on the mating metal
k-level-naskingiX string Masking metal for post-bond inter-tier via X
k-levelsTX string Comma-delimited list of levels on tier X
k-volumemodel string Selects error propagation method for design
rule derivation
Table 3.1: Process flow description parameters
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Additional Inter-tier Via Options
For the case where k_3Dflowtype=pre-bond, when bondpads are formed on the face
side of a tier, they may be formed either directly on the top-level metal, (as is the
case for tier 2 in figure F-10) or on top of an overglass layer and connected to the
top-level metal by vias. The latter case is similar to that of an inter-tier via making
contact to the underside of the first-level metal, except the inter-tier via cuts through
the face side of the tier. The k-direct-prebond parameter is a boolean that allows
for selection between these two cases.
For the case where k_3Dflowtype=post-bond, a masking metal level is needed
in addition to a mating metal level. This is indicated for inter-tier via X by the
parameter k-1eveLmasking-X. The masking metal for inter-tier via X is always on
tier (X+1).
Orientation of Tiers
For tier-to-tier alignments, the parameter k-alignmethod-tiers-orientationX se-
lects one of four possible cases for the orientation of the aligned tiers: f ace-f ace,
back-back, f ace-back and back-f ace. The orientation of the lowest number tier is
described by the first token in the string value. The index X in the parameter name
corresponds to the number of the lowest tier, which is also equivalent to the inter-tier
alignment number.
The k-alignmethod-tiers-orientationX parameter is constrained by the con-
dition that the first token of k-alignmethod-tiers-orientation_(X+1) cannot be
the same as the second token of k-alignmethod-tiers-orientationX. Error checks
are implemented to ensure that this constraint is met.
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3.2.2 Inter-tier Via Interactions
The rule DPS3Dk_3Dvias cutt ingthru-levels_TX uses process description parame-
ters to determine which process levels on each tier potentially interact (geometrically)
with inter-tier vias. For each level on tier X, three booleans are computed to form a
three-digit binary number. The most significant bit (MSB) of binary result, i.e. bit
2, is set to one (1) if inter-tier via X cuts through or lands on the space allocated to
that particular level. Bit 1 is set to one (1) if inter-tier via X-1 cuts through or lands
on the space allocated to that particular level. For k_3Dflowtype=post-bond, bit 0
is one (1) if the masked part of via X-1 cuts through the level in question. For the
masking metal level, bit 0 is set to zero (0), i.e. the level is considered to interact
with the wider, unmasked inter-tier via feature. For k_3Dflowtype=pre-bond, bit 0
is always zero (0). The three-digit binary result for each level is converted to type
double so that it may be stored as a vector<double>, with indices corresponding to
levels in k-levelsTX.
3.2.3 Quantitative Process Parameters
Alignment Parameters
Table 3.2 lists quantitative parameters used in calculating intra-tier and inter-tier
alignments. Note that the parameters with the prefix "dspace-error-loc-" indicate
placement errors for certain classes of levels in k-levelsTX, with respect to corre-
sponding levels indicated within the k-alignto-levelsTX parameter. These have a
statistical interpretation determined by k.volumemodel. For intra-tier alignments, the
dspace-error-loc- parameters may be used by the rule DPS3DAk-aligntol-levels
_TX to generate the parameter k-aligntol-levelsTX. The k-aligntol-levelsTX
parameter is a vector of error vectors corresponding to the placement error of each
level listed in k-levels-TX. For cases where the DPS3Dkaligntol_levelsTX rule is
not adequate, the k-aligntol-levelsTX parameter may be directly specified. Error
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vectors are discussed in section 3.2.4.
The parameter kalignmentmatrix-TX is a two-dimensional matrix of error vec-
tors relating the relative position errors of all levels in k-levelsTX. For both matrix
dimensions, index i = 0 corresponds to the wafer flat level, and other indices corre-
spond to the level indicated by k_1evelsTX[(i - 1)]. This matrix is generated by
the rule DPS3DalignmentmatrixTX which is discussed in section 3.2.5.
Feature Sizes, Spacings, and Thicknesses
Tables 3.3 and 3.4 lists parameters that are used to define relevant feature widths,
spacings, and thicknesses. Table 3.5 also contains parameters used in calculating par-
ticular derived physical design rules. In many cases, it is useful to derive these physical
sizes from drawn sizes based on an additional set of rules. However, for this study,
physical sizes are specified directly for the sake of simplicity. Selected parameters are
graphically indicated in figures 3-1 and 3-2. The default parameters in table 3.3 are
used by rules such as DPS3D-dw_min_1evels_TX and DPS3D_dspacemin_1evels_TX to
generate design rule parameters such as those listed in table 3.4. In some situations,
it is desirable to set the design rule parameters directly, in which case such rules are
not applied. Derivation of inter-tier via design rules is discussed in section 3.2.6.
3.2.4 Error Propagation and Production Volume
Design rules for the back end of semiconductor processes largely have their basis in
the propagation of process error parameters. As levels are subsequently fabricated,
process errors that affect alignment of features propagate. In addition to this propa-
gating component of placement error, there is an additional registration component
of feature placement error that relates the alignment feature positions on a particu-
lar level to other feature positions on the same level. Although registration error is
properly modeled as level-dependent, for the purposes of this study, this intra-level
error component is included in the value of a number of global "margin" parameters,
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Parameter Type Symbol Units Interpretation
Placement error vector for
dspace-erroriloc vector
.APallTX <double> EapALL:tX m each active and polysilicon(gate) level on tier X
Placement error vector fordspace..erroriloc vector
_bondpad..TX <double> Ebp:tX m each bondpad formed on
tier X (pre-bond process)
dspace-error-loc vector Tier-tier alignment error
_intertierX <double> Etiers:3Dvx m vector for tiers X and X+1
dspace-error-loc vector Placement error vector for
_Mall-TX <double> EmALL:tX m each metal level on tier X
dspace-error-loc vector Default alignment of first
.toflat-def ault <double> Etoflaidefault m level to wafer flat
dspace-error-loc vector Placement error vector for
_VallTX <double> CvALL:tX m each via level on tier X
dspaceerrorloc vector Placement error vector for
_via-intertier <double> E3DvALL m inter-tier vias
_all
Matrix of error vec-
tors relating all levels
vector in k-levelsTX to each
k-alignmentmatrix <vector other. For both matrix
_TX <vector kadignmatrix:tx m imensions, index i = 0
<double>> is for the wafer flat level,
other indices are for
k-levelsTX[i - 1J
Vector of error vectors
vector indicating the placement
k..aligntol error of each level in
_levelsTX <vector kaignto:tx m k-levelsTX relative to
the corresponding level in
k-aligntoilevels-TX
Table 3.2: Process parameters relating to alignment
44
Parameter Type Symbol Units Interpretation
Default minimum via ordf -ninvia-def ault double xmin:V:default m conact sie
contact size
df _phys-bondpad-via Default bondpad size for
dfntertier-def ault pre-bond inter-tier vias
dfiphydvia double X3dv:default m Default inter-tier via sizeAintert ier-def ault
dspace-minactive double d m Default minimum active
_def ault spacing
dspace-ninmetal double d* Default minimum metal
-default spacing
dspace-min-poly double d m Default minimum poly
_def ault spacing
dspace-min-via double d m Default minimum via
-def ault spacing
dw-minactive-def ault double Xmin:A:default m Default minimum active
width
dw-min-poly-def ault double Xmin:P:default m Default minimum poly
width
Default minimum metaldw-in-metal-default double xmin:M:default m Dt
width
Table 3.3: Process parameters relating to default widths and spacings for certain
classes of levels
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Parameter Type Symbol Units Interpretation
Minimum bondpad size fordf -min..bondpad..
via.intertierX double min:bp:3DvX m inter-tier via X (pre-bond
dfvia.intertierjl dul bp3v ntrte i pebnprocess)
df -pys-bodpadPhysical bondpad size for
-vi-iteti.- double -Tbp:3Dx In inter-tier via X (pre-bond
process)
Inter-tier via X physical
feature sizes (For pre-bond
vias, first element is for via
from bondpad to landing
dfphys-via on tier X+1, second ele-
vector (X3DvXai Im IeIeiL is IOr via irom DOII0 -
_intertierX <double> X3DvXbl nit 1pad to landing on tier X.
For post-bond, first element
is litho-defined via cut, sec-
ond element is physical cut
in masking metal.)
dspace-min-bondpad Minimum spacing for bond-
_viaintertierX pads of inter-tier via X
vector Vector of minimum spac-dspace-min-levelsTX <double> dmin:tx m ings for corresponding lev-
els in k-levelsTX
Buried oxide thickness ondt..boxTX double XbOX:tX m .
tier X
dt-overglassTX double Xoverglass:tX m Overglass thickness on tier
X
vector Vector of minimum widths
dw-min-levelsTX <double> Xmin:tX m for corresponding levels in
k-levels-TX
vector Vector of pairs indicating
relative z location of toploc-levelsTX <vector Zlevels:tx m
<double>> and bottom of each level in
k-levelsTX
Table 3.4: Process parameters representing feature widths, spacings, and thicknesses
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Tier 2
A3Dvlb 3Dvlb1X3Dv1b
Xbp:3Dv1
X3Dv1b
...- ** SW:-3Dvl
h3Dv1b ...- ''
Tier 1
Figure 3-1: Illustration of dimensional parameters for pre-bond inter-tier via imple-
mentation
X3Dvla
3Dva.
Tier 2 -W:v
tmM:-3Dvl .. ]vb
- Dv1b
Tier 1
AR =h /x AR =h /x
3 Dv1a 3Dvla /X3Dvla R3Dvbh3Dvlb 3Dvlb
Figure 3-2: Illustration of dimensional parameters for post-bond inter-tier via imple-
mentation
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Parameter Type Symbol Units Interpretation
dA-min-landed 2 Minimum area of Cu bond-
_bondpad double Amin:landed:bp m pad that must be landed
Vertical component of dis-
tance between each level
dh..levelTX vector in k-levelsTX and the
_towidestY <double> Zlevels:tX:open3DvY m widest part of the interact-
ing section of inter-tier via
Y
Two-element vector {A, B}
describing height of inter-
tier via. (For pre-bond via
A =height from bondpad
to landing on tier X+1 and
B =height from bondpad
to landing on tier X. Fordhvia vector {h3DvXa, m post-bond via, A =height
_intertierX <droub~e> h3Doxb} from the litho-defined via
cut to the masking metal on
tier X+1, and B =height
from the masking metal to
landing on tier X. Masking
metal and bondpad thick-
ness is excluded.)
dspace-grid double dgrid m Layout grid snap constraint
k-angle-sidewall Inter-tier via sidewall angle
_via-intertier double OSW:3DvX radians with respect to vertical
_X
A pair of maximum as-
pect ratios {A, B}, where
for pre-bond case A is for
via from bondpad to land-
k-aspect-nax ing on tier X+1, B is for viakvaspetmax vector {ARmax:3DvXa, from bondpad to landing on
_viaintertier <double> ARma:3DvXb} tier X; for post-bond case
A is for via from cut open-
ing down to masking metal,
B is for via from masking
metal on tier X+1 to land-
ing on tier X
A pair of physical as-
k-aspect-phys vector {AR3DvXaq pect ratios A,B, where for-
-via-intertier <double> AR3DvXb} mat is similar to that for
X k-aspect-max-via
_intertierX
Table 3.5: Additional process parameters relating to physical measurements
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Parameter Type Symbol Units Interpretation
Additional bondpad size to
be added to that which is
determined by contact area
dspace-bpmargin double d pmargin m considerations (may in-
clude additional allowance
for certain feature size error
and/or registration error)
Minimum required spacing
for electrically isolated fea-
dspace-minins double dminins m tures (may include addi-
tional allowance for certain
feature bloats and/or regis-
tration error)
Minimum landing mar-
gin for well-landed vias
dspace-minland double dminland m (may include additional
allowance for feature size
error and/or registration
error)
Table 3.6: margin parameters
which are listed in table 3.6. These include dspace-minins, dspace-minland, and
dspace-bpmargin. The model may be extended by making each of these parameters
a vector<double> of level-dependent margins. In either case, errors that propagate
with level-to-level alignment serve to describe the position of the centroid of the align-
ment features on a particular level. Then the intra-tier margin parameters describe
the position of individual polygons with respect to the alignment centroid.
For the purposes of the parameter set used in this work, alignment error is consid-
ered as one component of "propagating feature placement error." Thus, alignment er-
ror, feature shift due to chemical-mechanical polishing (CMP), etc., are all represented
by a single parameter prefixed with "dspace-error-loc_" Each dspace-error-loc-
parameter is of type vector<double>, where each element of the vector corresponds
to an error component that is to be treated according to a particular statistical
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method. The k-volumemodel parameter specifies the interpretation of these vector
elements. For the case of inter-tier placement error, the parameter dspace-error-loc
_intertierX includes die-to-die feature drift on the landing metal level that is not
included in other placement error components.
Each dspace-error-loc_ vector is represented mathematically by symbols of the
form:
leescoaton Ncontrionho__
Ecoul tNcontribuions 1: levels:location 6 2:levels:location -.. EN :levels: location contributions
(3.1)
where Ncontributions is used to indicate that there are multiple identical contributions of
the first NE elements of Elevels:location to any suDsequent computation. The subscript
"location" may refer to either an inter-tier via or a tier. Note that in the symbol
COUlte=Ncontributions "count = Ncontributions" is a superscript, not an exponent. The
Elevels:location
k-volumemodel parameter is represented as a string of NE+1 comma-delimited tokens,
each token corresponding to an element of the dspace-error-loc_ vector, which
also must always be of length N + 1, where N is a global constant. The N + 1
token of k-volumemodel must be set to "count" because the N + 1 element of each
dspace-error-loc_ vector must contain a local value for Ncontributions. The units for
error vector parameters are specified as "{m}" because the data values (as opposed
to the dimensionless count values) are to be specified in meters.
Tokens 1 through N of the k-volumemodel parameter allow the error propagation
method to be selected based on the production volume. Net errors are derived using
a call to a net error function netErr(. This has been implemented in Perl, and
is called by an extern-file call within a GTX rule DPS3D-netError0, or by a Perl
subroutine call within another GTX rule that uses an extern-file call. The command
line executable for the netErr() function is:
perl netErr.pl -volumemodel k-volumemodel
-alignmethod k-alignmethod-applicable
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-errorlist list-of-error-vectors
Case I: k-alignmethod = "incremental"
When k-alignmethod = "incremental," it is assumed that each error vector repre-
sents one in a series of alignment steps, with each level aligned to the previous level.
Let ki:volmod be the ith token of kvolumemodel, i.e. the ith element of kvolmod. Thus
in the present implementation:
ki:volmod E {"range", "threesigma"} for i E {1, 2, ... , N} (3.2)
Let L be a vector of Nerrors error vectors of the form Elevels:location. That is, each row
corresponds to an error vector Elevels:location as follows.
Eij
61,2
62,1
62,2
61,Nerrors 6 2,Nerrors
.. NE.Neo,1
... EN,,2
.. ' 'E eNerror
N:contributions
N2:contributions
NNerrors: contributions
Then netErr( returns the sum of the net propagated range and threesigma errors:
N,
netErr(kvolmod, L) =
i=0
kivolmod
=range
Nerrors
E (Nj:contributions x Eij)
j=1
N,
+ 3 E
i=0
ki:volmod
=threesigma
Nerrors2S: Nj:contributions X( (3.4)
j=1
When the range volume model token is used, the corresponding error contribu-
tions are given as "worst-case" values and simply add. The range model is especially
useful for low-volume prototyping situations in which available statistics are limited.
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(3.3)
However, in developing design rules, a tradeoff exists between yield and performance.
For high-volume cases, the overall yield tolerance should be considered if performance
is to be maximized. Although many different yield constraints are required in prac-
tice, for this work it will be considered sufficient to specify a three-sigma control limit
on a particular error contribution. This case is indicated when k-volumemodel is set
to threesigma. Adding variable multipliers for sigma is a trivial extension.
The vector representation of error contributions allow for a case such as the follow-
ing. Suppose alignment error contains both worst-case systematic misalignment and
an additional random error component. Then the net misalignment may be calculated
using a hybrid of the range and threesigma methods. This requires representation
of each error contribution as a pair, i.e. {systematic-part,random-part}. It is im-
portant to note that a source of error considered random for one situation may look
systematic for another. For example, when the number of lots to be produced is very
small, if an error contribution represents a lot-to-lot random variation then this must
be treated as a worst-case systematic error. However, for high-volume production,
this may be suitably represented as a random variation.
Case II: k-alignmethod = "global"
When k-alignmethod = "global," it is assumed that a number of levels are aligned to
the same global alignment reference level. In this case, the netErr() function operates
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differently, returning only a worst-case value:
netErr(kolmod, L) = max
NE N
i=0 
i=0ki volmod tkei~v ma
=range =threesigma
N, N
Ci,2 ( 2)2
kivolmod ki:volmodi=r 
i=0=roa kheesima
1:'iNerrors 03
i=0
ki:volmod
=range
N,
NE
i=O
kivoinod
mthreesigma
3.2.5 Alignment Methods
In a process flow, level alignment may be represented as an "alignment tree" structure,
as illustrated in figure 3-3. The alignment tree for the levels within a given tier is
constructed using the information in k-alignto-levelsTX. The alignment of the
inter-tier vias interacting with tier X is described by k-alignto-vias-intertierTX.
Note that the levels to which inter-tier vias align is not necessarily the same as the
levels indicated by k_3Dvias_stopatTX.
The rule DPS3DalignmentmatrixTX uses the alignment tree information to gen-
erate an alignment matrix k-alignmentmatrixTX for each tier by partially applying
the netErr() function to the applicable error vectors. In this case, the outer sum of
the incremental kalignnentmatrixTX is not performed, so that the result remains
in the form of an error vector. This partial netErr( function has been given the
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(3.5)
(i,Nerrors) 2
wafer flat
global align
active
NMOS channel implant contact
PMOS channel implant ct
poly
s n++ implant
p++ implant
metal 1
via 1
metal 2
via 2
metal 3
pad cut
Figure 3-3: Example of alignment tree
operator name netErrVec(). Thus,
(netErrVec(kvolmod, L)) [i]
(Nj:contributions X Cij)
ror
Nj:contributions x ( ) 2
ki:volmod = range
ki:volmod = threesigma
By definition, the count element for the result is always equal to one.
(netErrVec(kolmod, L)) [Ne] = 1 (3.7)
For example, given the alignment tree in figure 3-3, the error vector relating
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Nerrors
j=1
Ne r
3
(3.6)
metal 1 and active is given by:
E(active,metall) = netErrVec kvolmod ,
E(active,globalalign)
E(polyglobalalign)
E(contacts,poly)
E(metall,contacts)
3.2.6 Calculation of Inter-tier Via Design Rules
Inter-tier Via Height Parameters
The inter-tier via width and spacing rules are derived based on fundamental process
parameters. The height measurements {h3DvXa, h3DvXb} of inter-tier via X are calcu-
lated using the DPS3D-dh_viaintertierX rule. The result is stored as parameter
dh-via-intertierX. The DPS3D_dh_via_intertierX rule is implemented using the
Perl script calc3DViaHeight.pl, which uses orientation and level thickness infor-
mation to determine dh-via-intertier-X.
Physical Inter-tier Via Size Parameters
Aspect ratio and alignment considerations are then used to determine inter-tier via
size. The DPS3D-df phys-via-intertier-X rule includes an exclude-file call to
calcPhys3DViaSize.pl. For the case where k_3Df lowtype=pre-bond:
k-direct-prebond=true
Xbp:3DVX
X3DvXa _ and tier X+1 is face down
max (-x ,3DX) X3 v:default) otherwise
k-direct..prebond=true
X3DvXb Xbp:3DvX and tier X is face up
max DvXb x3Dv:default) otherwise
(3.9)
(3.10)
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(3.8)
When k_3Dflowtype=post-bond, and the inter-tier via aligns to alignto-level:
X3DvXb Max h3DvXb3.11)23D( b3DmaXb ,X3Dv:default)0
ARmax:3DvXb
X3DvXa:SUB1 = X3DvXb
+ 2 netErr kvolmod, kalignmatrix:tX [maskinglevel, alignto-level]
63Dv ALL
+ 2 dminland + 2 h3DvXa tan (qSW:3DvX) (3.12)
X3DvXa = maX (,jzvXa 3DvXa:SUB1 (3.13)
(ARmax:3DvX a
Once the physical inter-tier via size is known, the physical aspect ratios {AR3DvXa,
AR3DvXb} are readily determined.
Physical Bondpad Size
The rule DPS3D-df phys-bondpad-via-intertierX uses Amin:landed:bp to determine
the minimum bondpad size for pre-bond vias. The bondpads of inter-tier via X
are assumed to be circles of radius r1 = r2 = p"DV with centers separated by
d = netErr (kvolmod, [Etiers:3DvX ). This is a conservative approximation for the case
where bondpads have rounded corners and misalignment may be realized radially in
any direction. For cases of partial overlap, let C be the simple closed curve bounding
the intersection of the two circles. Then the area of intersection is given by:
A = ix dy (3.14)
This evaluation of this integral is described in detail in appendix C.
The rule DPS3DcalcMinRadiusBondpad uses an iterative finite-difference algo-
rithm to invert the area function derived in apendix C. The built-in tolerance of
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this algorithm is 1 nm, and the initial value for the bondpad size is xbp:3Dv:default.
Let the operator name minBpRad( describe the DPS3DcalcMinRadiusBondpad rule.
minBpRad() is called by DPS3D-df _phys-bondpad-via-intertier-X to evaluate bond-
pad size parameter dfiphys-bondpad-via-intertierX as follows:
Xbp:3DvX = max ((minBpRad (Amin:landed:bp, Etiers:3DvX) + dbpmargin) , Xmin:bp:3DvX)
(3.15)
Physical Bondpad Spacing
The bondpad spacing dspace-min-bondpad..via-intertier-X is determined as fol-
lows:
dbp:3DvX= dminins + netErr (kvolmod, [Etiers:3DvX (3-16)
3.2.7 Design Grid
In practice, it is often necessary to snap all polygons to a fixed design grid. This can
significantly impact design rules. The parameter dspace-grid allows grid snapping
to be included in process models. The rule DPSLIBsnapToGrid may be used as a
called rule to force any parameter to be snapped to the next largest grid position.
3.2.8 Determination of Exclusion Regions
With the requisite parameters defined, it is possible to compute the size of the ex-
clusion regions necessary to accomodate the inter-tier vias. Table 3.7 describes the
exclusion region parameters to be determined. The name of the rule to calculate each
of these parameters is given by "DPS3D_" followed by the name of the parameter to
be calculated.
For the following equations, let kutthmr:tX[level, b] be the b-th bit of the item of
k_3DviascuttingthrulevelsTX corresponding to level. Inter-tier vias align to
alignto-level and stop on stopat-level.
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Parameter Type Symbol Units Interpretation
Exclusion zones for tier XdfiexcludeiTX vector. . .
via-ntertierY <double Xexcl:tX:3DvY m due to inter-tier via Y, for
each level in k-levelsTX
Table 3.7: Calculated exclusion region parameters.
Pre-bond Inter-tier Via Flow
When k_3Dflowtype=pre-bond, the exclusion zones on tier X due to inter-tier via
Y are described by the following equations. If Y = X, let X3DvY X3DvYb and
kcutthru:tx [level] = kcutthru:tx [level, 2]; however, if Y = X - 1, let X3DvY X3DvYa and
k'cutthru:tX[level] = kcutthru:tX[level, 1 If k'tthru:tx [level] = 0 then:
xexcI:tx:3DvY [level] = 0 (3.17)
Otherwise, if level = stopat-level, then let:
dnetErr = netErr (kvolmod i E3DvALLLkalignmatrix:tx [level, alignto-level] ) (3.18)
If level = stopat level, then:
Xexcl:tX:3DvY [level]
= X3DvY - 2 Zlevels:tX:open3DvY [level] tan (OSW:3DvY)
+ 2 (dminland + dmin:tx [level] + dnetErr) (3.19)
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Otherwise,
Xexcl:tX:3DvY [level]
= X3DvY - 2 ZIeveIs:tX:open3DvY [level] tan (OSW:3DvY)
+ 2 (dminins+ dnetErr) (3.20)
Post-bond Inter-tier Via Flow
When k_3Dflowtype=post-bond, the exclusion zones on tier X due to inter-tier via
Y are described by the following equations.
If Y = X, then let X3DvY X3DvYb and kcutthru:tX evel] kcutthru:tXlevel, 2].
If Y = X - 1, then let X3DvY X3DvYa, kcutthru:tX [level] = kcutthru:tX [level, 1] and
kmaskedpart:tX[level] = kcutthru:tx [level, 0]. Let masking-level be the level of the mask-
ing metal on tier (Y+1). If Y = X, let:
dnetErr = netErr kvomod, [ 1) (3.21)
Lkalignmatrix:fX [level) alignto-level]_
If level = stopat-level, then:
Xexcl:tX:3DvY [level]
= X3DvY - 2 Zlevels:tX:open3DvY [level] tan (OSW:3DvY)
+ 2 (dminland + dmin:tX [level] + dnetErr) (3.22)
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Otherwise:
Xexcl:tX:3DvY [level]
X3DvY ~ 2Zlevels:tX:open3DvY [level] tan (OSW:3DvY)
+ 2 (dminins + dnetErr)
If Y = X - 1 and kmaskedpart:tX [level] = 1 then let:
dnetErr = netErr (kvolmod, [kalignmatrix:tX [level, masking-level]]
and
Xexcl:tX:3DvY [level]
X3DvY - 2 Zlevels:tX:open3DvY [level] tan (SW:3DvY)
+ 2 (dminins + dnetErr)
Otherwise, for kmaskedpart:tX[level] = 0, let:
dnetErr = netErr (kvolmod, e3Dv ALLLkalignmatrix:t X [leve1, alignto..level ] )
If level = masking level:
Xexcl:tX:3DvY [level]
= X3DvY - Zlevels:tX:open3DvY [level] tan (SW:3DvY)
+ 2 (dminland + dmin:tX [level] + dnetErr)
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(3.23)
(3.24)
(3.25)
(3.26)
(3.27)
Otherwise:
xexcl:tX:3DvY [level]
= X3DvY - 2 Zlevels:tX:open3DvY [level] tan (SW:3DvY)
+ 2 (dminins + dnetErr) (3.28)
3.2.9 Case Study: Active-Dominated vs. Interconnect-Dom-
inated Circuits
Even without extensive circuit knowledge, it is possible to gain insight into design and
process integration questions using the process models previously discussed. Consider
the following two cases: Suppose we have two tiers, each implemented in a five-metal
process. For both cases, let k_3Dflowtype=post-bond. Assume all intra-tier levels
align incrementally, that k-volumemodel has only one component, which may be
either range or threesigma, and that each intra-tier alignment contributes a 100-
nm placement error of the type indicated by kvolumemodeL Also assume that the
inter-tier via size is fixed at 1 pm, and that inter-tier via sidewalls are vertical.
For case 1:
k-alignmethod-tiers-orientation1 = face-face
k-alignto-vias-intertierT2 = ... ,metall
k-level-masking1 = metall
For case 2:
k-alignmethod-tiers-orientation- = face-back
k-alignto-vias-intertierT2 = - ,metal5
k-1evel-masking_ = metal5
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Exclusion Zone Size For Each Level
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Figure 3-4: Example exclusion zone study
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Figure 3-4 shows the resulting tier (X+1)=2 exclusion zone width on each level for
each case. Curves for both range and threesigma interpretations of placement error
are included. Note that there is a local maximum at the masking metal level due to
the masking metal donut. Also, note that if tier (X+1) is interconnect-dominated,
bond X should be f ace-back, otherwise, bond X should be f ace-f ace. For example,
if tier (X+1) is a reduced-skew clock tree tier [42], then tier (X+1) should be face
up. On the other hand, if tier (X+1) is used for dense logic, then active area is more
valuable than higher-level interconnect, and so tier (X+1) should be face down.
3.3 Summary
To summarize, table 3.8 summarizes the key GTX rules implemented for the purpose
of process modeling. Appendix D includes suggestions for future improvements to
these process models.
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Rule Description
Determine area of intersection of two arbitrary
DPSLIB..areantersectCirclescilecircles
Determine angle in triangle from three known
sides using law of cosines
DPSLIB-netError netErro function
DPSLIB-snapToGrid Snap design rule parameter to design grid
Calculate minimum bondpad radius necessary
to meet landing area constraint
DPS -excldt t Y Determine exclusion zone on tier X due to
inter-tier via Y
DPS3Df physbondpadvia Determine physical inter-tier via bondpad size
AntertierX
DPS3D-df _phys-via-intertierX Determine physical inter-tier via size
Determine vertical component of distance be-
DPS3DdhlevelTXtowidestY tween level on tier X and opening of inter-tier
via Y
DPS3D~hvia~intertieri Determine height parameters for inter-tier via
X
DPS3Ddspace-minbondpad-via Determine minimum inter-tier via bondpad
_intertieriX spacing
Create vector of minimum spacings using de-
fault parameters
Create vector of minimum widths using de-
fault parameters
DPS3DkalignentmatrixTX Create matrix of relative placement errors
Use defined masking metal and mating metal
DPS3Dkalignto_levelsTX parameters to determine inter-tier via align-
ment levels
Create alignment tolerance vector using
dspace-error-loc parameters
DPS3Dlkaspect-phys-via-intertierX Determine physical aspect ratio for inter-tier
via
DPS3D-k_3Dvias cutt ingthru-levelsTX Create vector describing inter-tier via interac-
tion with intra-tier levels
Table 3.8: GTX rules for modeling 3-D processes
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Chapter 4
Interconnect Modeling for
Conceptual Design
The projection of interconnect performance for sensor architectures is facilitated by
the regularity of the design. In this chapter, a modeling approach is described that
takes advantage of regularity by dividing wires into three categories. Within a pixel,
there is wiring that is local to the pixel subcell; this includes the inter-tier intercon-
nects. The design of the local wiring is a full-custom problem, limiting the projections
that can be made from a high level of abstraction. For functionality shared within a
neighborhood of pixels, a channel routing scheme will be assumed. For global buses,
the wiring is also essentially channel routing, but a particular channel position is re-
served for all (or almost all) cells in the array, thus simplifying the analysis. Models
for such interconnect schemes are readily available in the literature. [16, 33, 34, 35, 36]
The modeling approach is as follows. First, usages are defined for each intercon-
nect level. Then for levels with global and semi-global wires, signal sets are assigned
to the appropriate levels. Performance parameters for these interconnects are then
evaluated. The result is the construction of an "interconnect skeleton" onto which a
sensor circuit is then built.
During the conceptual design phase, it is necessary to apply various "rules-of-
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thumb" to the problem of estimating potential circuit performance. These approx-
imations must not be computationally intensive, and must accommodate a lack of
specific circuit information. In this chapter, approximation methods for estimating
droop voltage and parasitic capacitance in a non-existent circuit are presented. The
validity of the assumptions underlying these models is discussed.
4.1 Level Representation
4.1.1 Ordering of Levels
in the conceptual design phase, the desired orientation of tiers is often unknown. Thus
it is desirable to specify level-specific properties in tier-specific vectors such that the
vectors are ordered according to k-levelsTX. However, for determination of cir-
cuit performance, it is necessary to consider the proposed integrated stack. Hence,
a new list of levels, k-levels-ordered, is used. This comma-delimited list of level
names is derived using the rule DPS3Dklevels-ordered, which uses information con-
tained in k-levelsTX, loc-levelsTX and k-alignmethod-tiers-orientationY
to order levels according to the midpoint of their vertical locations. Level names in
k-levels-ordered are of the form "TX:levelname". DPS3D_k-levels-ordered has in
its body an extern-file call to orderLevels.pl.
Several rules are defined to convert sets of tier-specific vectors into vectors that are
consistent with k-levels-ordered. These rules utilize the following Perl scripts: or-
derStringsByLevel.pl, OrderLocationsByLevel.pl, orderVectorsByLevel.pl,
and orderVectorVectorsByLevel.pl.
4.1.2 Definition of Level Usages
For each tier, a parameter k-usage-levelsTX is defined. This parameter is a comma-
delimited string containing tokens listed in table 4.1.
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Usage Interpretation
randomlocal Local wiring for pixel subcircuit
Channel routing for subcircuit that is larger
than the pixel size
Channel routing for subcircuit that is larger
randomglobalx than the pixel size, running only in horizontal
direction
Channel routing for subcircuit that is larger
randomglobaly than the pixel size, running only in vertical
direction
Grid wiring for global signals to pixel array,
running in horizontal direction
gridy Grid wiring for global signals to pixel array,
running in vertical direction
coplanar Coplanar waveguide for global signals
groundplane Ground plane
unused Dielectric only
Table 4.1: Level usages in k-usage-levels-TX
Because wires on different tiers may be coupled, it is necessary to construct param-
eters describing the fully-integrated stack. The parameter k-ordered-usage-levels
_interconnect is a comma-delimited list of ordered interconnect levels, starting at
the outer level of tier 1 and ending at the outer level of the highest number tier.
Elements are ordered according to k-levels-ordered.
The inter-layer dielectric thicknesses between each level listed in k-levels-ordered
is listed in the vector<vector<double>> parameter dt-interLD-between-levels
_ordered. This parameter is a matrix with both indices arranged according to
k-levels-ordered.
The randomlocal usage may be used to represent either local wiring or local device
active areas. Various global usages are defined. For the randomglobal usage and its
constrained variants, it is useful to apply system-level interconnect models. If levels
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with these usages correspond to digital logic, the models of [16, 33, 34, 35, 36] are easily
applied in GTX. For analog and mixed signal design, it is most likely the case that
these levels correspond to functional blocks with well-understood performance. It is
important to understand unwanted signal and thermal coupling which may introduced
when such blocks are introduced into a system-level design.
4.1.3 Example of Interconnect Skeleton: Snapshot Mode Im-
ager with Very Short Integration Time
To illustrate how level usages may be applied to the construction of an interconnect
skeleton, consider the -,s h rchitetre of figure A 1 Thi re et ari'nar
concept developed at MIT Lincoln Laboratory. [26, 42]. In this proposed design, a
co-planar waveguide is used to deliver a low-skew shutter signal to the pixel array.
Because of the very short integration time, it is critical that skew be minimized if all
pixels are to capture data simultaneously. Hence, tier 3 serves as a clock distribution
tier.
Based on the analysis presented in 3.2.9, the orientation of tiers has been set to
correspond to k-alignmethod-tiers-orientation_2 = back-back. This is because
tier 2 is active-dominated and tier 3 is interconnect-dominated. In addition to the
clock distribution tier, other inputs and outputs are routed on metals 2 and 3 of tier
2 in a grid fashion. These include select signals for the readout multiplexer, supply
lines, reset levels, analog output lines, and other global nets.
4.2 Representation of Grid-Type Interconnect
Table 4.2 lists parameters that describe global signals wired through each pixel. The
parameter k-signals describes known signals on global wires, particularly grid wires.
The coordinates of these wires are described by loc-wires. Inter-tier via signals
are defined in parameter k-signals-intertier, and the location of intertier vias is
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randomlocal
gridx, gridy
randomlocal
randomlocal
and/or
randomglobal
coplanar
Figure 4-1: Example of interconnect skeleton: snapshot-mode imager with short
integration time
specified by loc-vias-intertier.
Each signal is defined using an ID number. The base ID number ID is an integer
that refers to the electrical net. Because of the single-precision floating point rep-
resentation of net ID numbers in k-signals, ID numbers are restricted to integers
from 1 to 9999. (GTX type double seems to actually correspond to single-precision
floating point. See appendix A for details.) For nets comprised of both horizontal and
vertical grid wires (such as mesh supplies), ID + 0.1 corresponds to the horizontal
wire only and ID + 0.2 corresponds to the vertical wire only.
Since imaging arrays tend to have very wide buses (e.g. row selects and column
lines), it is useful to exploit this regularity by letting ID + 0.01 correspond to an
analogous net in adjacent cell (-1,0). Likewise ID + 0.02, ID + 0.03 and ID + 0.04
correspond to analogous nets in adjacent cells (+1,0), (0,-1) and (0,+1), respectively.
ID zero (0) is reserved for generic ground. The generic ground net is used when a
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Parameter Type Units Interpretation
Comma-delimited list of signal
descriptor strings of the form:
{signal-name,signal-type,
T#:level-name ,id-number }
Comma-delimited list of sig-
nal descriptor strings of the
form: {signal-name, id-number,
intertier.vialevel-number}
Vector of worst-case Miller multi-
vector pliers for coupling between signals.
k-iller-signals <vector Format is: {id-number-signall,
<double id.number-signal2,multiplier}
vector Vector describing location of cen-
loc-vias-intertier <vector m ters of inter-tier vias. Form is
<double>> {ID,x,y}.
Vector describing location of wires.
Level of wire is from k-signals.
For each signal, a vector of
vector the form {ID,x1,x2,y1,y2} is in-
locwires <vector m cluded. For nets with wires run-
<double > ning in only the horizontal (ver-
tical) direction, x1 = x2 = -1
(yl = y2 = -1).
Table 4.2: Signal parameters
defined ground wire does not have an assigned net number. For defined ground rails
with net numbers, the defined ID is used and thus that ground is not generic.
Each signal has a signaLtype property. Allowed signal types include "supply",
"wire-elmore", "wire-slew". "supply" signals are droop-constrained. Signal types
"wire-elmore" and "wire-slew" are delay-constrained and slew-constrained wires,
respectively.
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4.3 Supply Rail Droop Modeling
Even in cases where overall pixel functionality is not affected, supply droop is one
possible source of fixed pattern noise in an array sensor. Hence, droop voltage con-
straints may determine the minimum width of certain interconnect features. Two
methods of analyzing the power supply grid have been implemented. In the first
method, a direct nodal analysis is performed. Alternatively, the second method uses
a superposition of voltage divider solutions.
In this simplified analysis, only the direct current (DC) component of droop is
considered. It is assumed that throughout the pixel grid, sufficient decoupling ca-
pacitance is implemented to provide a charge reservoir that makes the transient or
alternating component of droop a local problem. In this case, average current drawn
throughout the grid creates a DC droop across a resistive network.
For each interconnect level, a resistivity peve1 is defined. Resistivity is repre-
sented as a vector<double> parameter rho-levels-TX with units Q-m. For non-
interconnect levels, Plevel = p[level] = -1. The resistance of a wire on level is given
by:
R = evelf (4.1)hw
where f, w and h are the length, width, and height of the wire, respectively. Height h is
determined from dt-mod-levelsX which is derived from loc-levelsTX using rule
DPS3Ddtmod_1evelsX. This allows for generation of the sheet resistance parameter
r-sheet-levelsTX, which is a vector<double> with symbol RL.
For some levels, such as diffusions in bulk, it is inconvenient to specify a resistivity.
These levels generally would also have zero thickness according to loc-levels-TX.
When loc-levelsTX indicates zero thickness, the corresponding element of dt-mod
_levelsTX is set to a thickness of 1 m instead of zero. This allows the sheet resistance
to be directly specified in the appropriate element of the rho-levelsTX parameter.
Rn is expressed in units of Q. When RE[level] < 0, a non-conductive level is
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indicated and the exact value of RE is meaningless. If h is a vector of wire heights
for each level, then for each interconnect level:
RE[level] = [level]
h[level]
(4.2)
The parameter r-sheet-levels-interconnect is a vector<double> that combines
r-sheet-levelsTX for all tiers. The rule DPS3Drsheet-levels-ordered is used to
construct this parameter. Levels are ordered according to k-levels-ordered.
Supply rails may run horizontally, vertically, or as a grid. These cases are consid-
ered below. Table 4.3 lists some of the parameters used in this analysis.
Parameter Type Symbol Units Interpretation
dfpixels-array vector {xpixels,x' m Horizontal and vertical pixel size
<double> Xpixels,y}
dt-interLD vector ILD thickness between levels in
-between-levels <vector tILD m
-ordered <double>> kevelsordered
Thickness of levels, ordered ac-
dt-modlevels vector hievels m cording to k-levels-ordered (set
ordered <double> to 1 m to indicate zero thickness)
Comma-delimited list of ordered
k-ordered interconnect levels, starting at the
_usage-levels string outer level of tier 1 and ending at
-interconnect the outer level of the highest num-
ber tier.
k-usage-levelsTX string Level usages for tier X
num-pixels-array vector {Npixels,x, Number of pixels in horizontal and
<double> Npixeis,y} vertical dimensions
Number of dummy pixels added to
numaummypixels vector {Ndummy,x each array edge (added to horizon-
-arr ay <double> Ndummy y} tal and vertical dimensions)
Table 4.3: Topological parameters
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4.3.1 Nodal Analysis of 1-D Supply Rail
Let Npixes,, be the number of pixels in the horizontal dimension, and Ndummy,x be the
number of dummy cells padding each side. We can represent the load currents that
must be supported by a vector It of length Npixeis,x. Let V[i] be the voltage droop at
node i. For a resistive line as illustrated in figure 4-2, we can apply Kirchoff's node
current law:
(V[i - 1] - V[i]) + (V[i + 1] - V[i]) (4.3)
Rsegment
Rsegment is the resistance of one pixel segment of wire. For the wire corresponding to
signal on level:
Rsegment = Ra [level] xpixeis,x
w[signal] (4.4)
..... i+1.... .
Figure 4-2: Resistor line segments for 1-D supply grid modeling
The droop voltage at node i is given by:
(V[i - 1] + V[i + 1]) - Ij[i]Rsegment
2 (4.5)
The boundary condition for the supply line is modeled as if a voltage source were
placed at both ends. Since V[i] is defined as droop voltage, this source is ground.
V[-Nummy,x] = 0
V[Npixeis,x + Ndummy,x - 1] = 0
(4.6)
(4.7)
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(09j+1)
(i-1," (ij (i+1,"
Figure 4-3: Resistor grid for 2-D supply grid modeling
4.3.2 Nodal Analysis of 2-D Supply Rail
Consider the resistive grid shown in figure 4-3. Let {Npixes,x, Npixeis,y} be the number
of pixels in each dimension, and {Ndummy,x, Ndummy,y} be the number of dummy pixels
added to the edges in each dimension. We can represent the load currents that must
be supported by a matrix It of dimensions {Npixels,x, Npixeis,y}. Let V[i, j] be the
voltage droop at node (i, j). Let {Rsegment,x, Rsegment,y} be the segment resistance in
the horizontal and vertical dimension. For a resistive grid as illustrated in figure 4-3,
we can apply Kirchoff's node current law:
.j . (V[i - 1, j] - V[i, j]) + (V[i + 1, j] - V[i, j])
Rsegment,x
+ (V[i, j - 1] - V[i, j]) + (V[i, j + 1] - V[i, j]) (48)
Rsegment,y
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Rsegment,xRsegment,yle[ij] = Rsegment,y(V[i - 1,j] + V[i + 1,j] - 2V[ij])
+ Rsegment,x(V[ij - 1] + V[ij + 1] - 2V[ij]) (4.9)
V[ij] = ( Rsegment,y(V[i - 1, j] + V[i + 1, j]) (4.10)2( Rsegment, + Rsegment,y) (
+Rsegment,(V[ij 
- 1] + V[ij + 1])
- Rsegment,xfRsegment,yh [i, ])
The boundary condition for the supply grid is modeled as if a voltage source were
placed at the border. Since V[i, j] is defined as droop voltage, this source is ground.
V[-Ndummy,xJ] = 0
V[(Npixels,x + Ndummy,x - 1), j] = 0
V[i, -Ndummy,y] = 0
V[i, (Npixes,y + Ndummyy - 1)] = 0
for all j
for all i
(4.11)
(4.12)
4.3.3 Voltage Divider Superposition
Rail
Analysis of 1-D Supply
A simpler formulation of the 1-D supply rail nodal analysis may be derived by con-
sidering each current source separately. Let Nr, be the number of pixel locations i
for which there is a local current source, i.e. I[i] $ 0. Let in be the pixel position
of the n-th current source. If the positions of the first and last pixel in the row are
-Ndummy,x and Npixeis,x + Ndummy,x - 1, respectively, and the resistance of one pixel
segment of wire is given by Rsegment, then for the boundary conditions
V[-Ndummy,x] = 0 (4.13)
V[Npixels,x + Ndummy,x - 1] = 0 (4.14)
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The net resistance to the left of the current source is given by
Rieft = Rsegment (in + Ndummy,x) (4.15)
and the net resistance to the right of the current source is given by
Rright= Rsegment (Npixels,x + Ndummy,x - 1 - in) (4.16)
The voltage at the current source n is given by:
Vn[in] = -It [in] (Rieft || Rright) (4.17)
The remaining voltages Vn[i] for any pixel location i may then be determined by
a simple linear interpolation. The net droop due to all current sources is:
NII
V [i] = ZVn[i] (4.18)
n-1
The result is equivalent to that given by direct nodal analysis.
4.3.4 Voltage Divider Superposition Analysis of 2-D Supply
Rail
For the 2-D case, using a superposition of voltage divider solutions is not as straight-
forward, but a very good approximation of supply droop may be made using an
approach that is similar to that used in the case of the 1-D supply rail. Let N,
be the number of pixel locations (i, j) for which I[i, j] :4 0. Let (in, jn) be the lo-
cation of the n-th current source. Let the horizontal positions of the first and last
pixel in each row be (-Nummyx) and (Npixels,x + Ndummyx - 1), respectively; and
let the vertical positions of the first and last pixel in each column be (-Ndummy,y)
and (Npixels,y + Nummy,y - 1), respectively. Let the resistance of one pixel segment of
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horizontal wire be given by Rsegment,x and let the resistance of one pixel segment of
vertical wire be given by Rsegment,y.
Resistance will be expressed in terms of a geometric mean resistance RG. Let
RG Rsegment,x Rsegment,y (4.19)
- Rsegment,x 
_ Rsegmentx (4.20)
RG Rsegment,y
1 Rsegment,y 
_ Rsegmenty
RG Rsegment,x
Consider a washer-shaped resistor with inside radius ra and outside radius rb on
a material with sheet resistance RE. The resistance between the inside edge and
outside edge of the washer shape is given by
I rb R R /rb\
RWasher = dr = In (- (4.22)
a a 27r 27r kra
The resistor described in equation 4.22 will be used to approximate the supply
grid surrounding each current source n. The center of the washer has a radius corre-
sponding to a half-pixel. Since RG is in units of Q/pixel, distances are expressed in
pixel counts. The distances from the pixel at (in, in) to each array edge are:
dright = Npixels,x + Ndummy,x - 1 - in (4.23)
dieft = Ndummy,x + in (4.24)
dtop = Npixels,y + Ndummy,y - 1 - in (4.25)
dbottom =Ndummy,y + in (4.26)
rpixe = 0.5 (4.27)
Note that in the washer resistor equation 4.22, the resistance is dominated by the
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Reimann sum terms corresponding to smaller radii. Assume that the current source
n is far enough away from the edge of the array that current flows radially for enough
of a distance (i.e. radius) as to dominate the resistance. Then it is possible to define
four effective resistors based on quarter washers. For dright, dieft, dto and dbottom as
the respective distances from the center of pixel (in, jn),
2aRG (___h RG
Rright = -n drIn ht RG (4.28)
7 rpixel 2
Rlef = 2aRG In + p l (4.29)
7r rpixel ) 2
Rtop = 2 RG /n + (4.30)
Rottom = 2 RG (dbottom RG (431)
The voltage at the current source n is given by
Vn[injn] = -I[in, jnl (Rieft I| Rright | Rtop || Rbottom) (4.32)
The washer approximation may then be used to estimate the voltage droop at
pixel coordinates (u, v) due to current source n. If u = -NVixels,x, V = -Npixeis,x,
U = Npixels,x + Ndummy,x - 1, or v = Npixels,y + Ndummy,y - 1 then the pixel (u, v) is
along the grounded border, and there is zero droop. Otherwise, for u f in and v f in,
Va[u, v] may be estimated as follows. Define vector r' as extending from (in, j) to
(u, v). Then r is given by
I = (U - in) i + (V - jn) j (4.33)
= rx i + ryj (4.34)
The effective distance along r to the outside edge of the "washer" is modeled using
four elipse quarters, one for each quadrant. The semimajor and semiminor axes of
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these ellipse quarters correspond to the effective Manhattan distance to ground from
(in, in). For the array border located at a distance of
dx1 dright, if rx > 0 (4.35)
diet, otherwise
dy= dtop, if r. > 0 (4.36)
dbottom, otherwise
ground is considered to either be at the array border, or when the perpendicular
resistance dominates the parallel resistance. That is,
aRGdx2  _ 2RG dtopdbottom
(dop + dbottom) adx2 (dtop + dbottom )
RGdy2  - 2aRG dieftdright
ce(dleft + dright) dy2 (dief t+ dright)
dx2 = a 1  2dtopdbottom (4.39)
dy2 = a 2 dieftdright (4.40)
and dx2 and dy2 then serve to limit dx and dy.
dx = min (ceil(a1 2dto-pdbottom), dx1  (4.41)
dy = min (ceil(a 2die ftdright), dyi) (4.42)
where ceil() is the ceiling function.
The axes of the ellipse defining the outside edge of the washer correspond to dx
and dy. Likewise, the inner edge of the "washer" is modeled by forming a circle with
radius rpixei. All of these ellipses are centered on (in, j). Let <0 = Z(r). The distance
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from (in, in) to the outer washer edge is given by:
router1 = ddy (4.43)
d2 sin 2 (o) + d2 cos2 (q)
Alternatively, an outer edge may be defined that extends into the corners. That is,
(d~ d~
router2 = min o , s q (4.44)(cos#0 sin 0
Using router2 may be more conservative when a is very far from 1, but the droop maps
tend to be more rectangular than elliptical. A compromise may also be made, with
router defined as a function (such as a geometric mean) of router, and router2. For the
remainder of this discussion, let router = router1.
An adjusted resistance coefficient az is derived from a and q.
1
az = 1(4.45)Z=/-2 sin 2 (O) + 2 cos 2 (q)
Finally, a voltage division factor corresponding to the divider circuit is obtained.
1 + az In '( ix
kdi = 8 2,r r II ) (4.46)1 + E- in router"
8 27r rpixel )
Note that the washer does not extend all the way to the center of the origin pixel.
The 1 terms in equation 4.46 correspond to the resistances within the origin pixel.8
Now the voltage droop may be estimated for any (u,v):
V [U, V]= V[in, in] (1 - kdiv), if same sign as V[in, jn]
0, otherwise
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And the net voltage droop due to all current sources is given by:
N1
V[u, v] = E V"[uv] (4.48)
n=1
4.3.5 Input Parameters for Droop Voltage Modeling
Supply Signal Properties
The parameter k-signals-supply describes supply signals. This is a comma-delimited
list of supply signal descriptor strings of the form: {signaLrname, idrnumber, horiz_level,
vert-level} This parameter may be generated using the rule DPS3Dk-signals-supply.
Definition of Load Signals
For both 1-D and 2-D droop modeling, a load pattern It is required. This cor-
responds to the worst possible load pattern on a given supply. It is represented
as a vector of load matrices, i.e. a vector<vector<vector<double>>> with name
I-load-signals-supply-array. To aid the user in creating this load array, a rule
DPS3D-I-load-signals-supply-array has been implemented. This rule creates the
load pattern types described in the string parameter k-load.pattern-type. Pa-
rameter k-load-pattern-type is a comma-delimited string, with allowable tokens:
horizlines, vert-lines and points. These tokens are ordered according to pa-
rameter k-signals-supply.
The rule DPS3DI-load-signals-supply-array creates current sources positioned
periodically in the pixel array, based on the input parameters k-period-loads-array
and k-offset-loads-array. These vector<vector<double>> inputs are vectors of
pairs containing the appropriate properties for the horizontal and vertical directions.
The magnitude of each current source on the supplies listed in k-signals-supply
is given in the vector<double> I-load-signals-supply-pixel. For all of these
parameters, the outer vector is ordered according to k-signals-supply.
81
Interpretation of Load Patterns
The current source load pattern is determined based on the anticipated circuit op-
eration. In cases such as for "ripple read" line drivers, the load pattern consists of
non-zero current sources located in every pixel in a single row at any given time. In
this case, power buses typically run perpendicular to the row of current sources, and
a 1-D droop analysis is sufficient. In other cases, such as a snapshot-mode imager
with both horizontal and vertical multiplexer elements in the pixel, or in the case of a
distributed clock signal, the current source representation and power supply network
is two-dimensional in nature, requiring a 2-D droop model. As previously mentioned,
it is assumed that sufficient decoupling capacitance will be implemented to ensure
validity of a quasi-DC approximation.
4.3.6 Droop Voltage Evaluation Using Direct Nodal Analysis
The rule DPS3D-v-droop-signals-supply-array is used to compute droop voltages
on each supply using the nodal analysis method described in sections 4.3.1 and 4.3.2.
This rule takes as inputs the following parameters:
k-signals-supply
I-load-signals-supply-array
dw-wire-signals-supply
num-pixels-array
num-dmmy-pixels-array
k-levels-ordered
r-sheet-levels-ordered
df-pixels-array
k-frac-v-simtolerance-droop
the supply list
the load patterns
vector of wire width pairs of the form
{horiz-width, vert-width}
number of pixels in x and y dimensions
number of dummy pixels on each border
in x and y dimensions
the level list
sheet resistances
horizontal and vertical pixel size
tolerance parameter for numerical method
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The rule DPS3D-v-droop-signals-supply-array includes a extern-file call to
calcDroopMap.pl. This selects the appropriate droop model (1-D or 2-D) and com-
putes a matrix of droop voltages. The result is reported as parameter v-droop-signals
_supply-array. In many cases, only the worst-case droop is desired. This is deter-
mined using the rule DPS3D_v_maxdroopsupply. The result is a vector<double>
vanax-droop-supply that is ordered according to k-signals -supply.
By their very nature, the nodal analysis equations in sections 4.3.1 and 4.3.2 are
identical to those used in a full SPICE simulation of the supply grid. For this reason,
both SPICE simulations and any valid numerical implementation of the nodal analysis
equations will converge to the same result.
Let Npi2 be the total number of pixels under consideration. For the 1-D case in
the horizontal direction,
Npix= Npixeis,x + 2 Ndummy,x (4.49)
For the 2-D case,
Npix = (Npixels,x + 2Nummy,x) X (Npixels,y + 2 Nummy,y) (4.50)
The voltages V [i, j] are described by Npix equations in Npix unknowns, all forming
a sparse matrix. For the 1-D case, the matrix is tridiagonal, save for the boundary
conditions. For the 2-D case, the matrix is a banded cube matrix, save for the
boundary conditions. Numerous numerical methods exist for solving such sparse
matrices, and a detailed investigation of these would be beyond the scope of this
work.
For the purposes of the implementation in calcDroopMap.pl, a Gauss-Seidel
successive overrelaxation method was applied. The number of iterations required
for this method is essentially proportional to the maximum separation between pix-
els, i.e., a change in voltage recorded at any pixel must propagate to all other
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pixels. Thus for the 1-D case, the computation time is roughly proportional to
and for the 2-D case, the computation time is roughly proportional to Nl:
(for a square array with equal Rsegment,x and Rsegment,y). It was verified that the
DPS3D-v-droop-signals-supply-array results converged to the same values pre-
dicted by SPICE.
Other approaches could potentially offer considerable improvements. For exam-
ple, a SPICE-like Newton-Raphson method could be implemented. Alternatively, a
SPICE engine could be directly called by the rule, using a wrapper function written in
Perl or some other suitable scripting language. In addition, since Perl does not provide
the most efficient matrix manipulation functions, a more optimized implementation
of this computation is desirable.
4.3.7 Droop Voltage Evaluation Using Voltage Divider Su-
perposition Analysis
For the projections of supply droop that are required for conceptual design, the
voltage divider superposition method described in sections 4.3.3 and 4.3.4 are more
interesting. This is because it often is not necessary to calculate the entire droop map
since knowledge of the current source distribution may be used to choose interesting
observation points. For the 2-D case, since the voltage droop decreases hyperbolically,
if current sources are sufficiently sparse, then the global maximum of IV[u, v] will
correspond to a local maximum occurring at the location of a current source. If
current sources are somewhat less sparse, then it also is important to look at positions
in between to make sure that the sum of several tails does not exceed the local
maximum at each (in, in) =the location of current source n.
Figure 4-4 (a) shows the nodal solution for voltage droop in a 32 x 32 array
with one 0.1 mA source at (4,4), as calculated by Synopsys HSPICE. Rsegment,x =
Rsegment,y = 0.64Q Note that in these simulation results, the pixel location indices of
the plot are given by ((u+ Ndummy,x), (v+ Ndummy,y)), with Ndummy,x = Ndummy,y = 3.
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The voltage divider approximation is plotted in figure 4-4 (b). The error, expressed
as a percentage of the SPICE-calculated peak is plotted in figure 4-4 (c). Positive
error corresponds to an overly conservative estimate. Note that in the center of the
array, the droop voltage tail is softer in figure 4-4 (b) than in figure 4-4 (a), thus
giving rise to positive error. Likewise, there is some negative error near the edge.
Both effects are due to the radial currents approximation and the approximations
for ground location. The observed result is desirable, since it is important to be
overly conservative in computing superposition at the center of the array, even if at
the expense of an underestimation near the edge. The model could be potentially
improved through the addition of fitting parameters to account for the treatment of
a rectangle as an ellipse and the nonuniform current flow.
Figure 4-5 shows the same plots for the case where the current source is located
at (12, 12). The error is less than 4% of the voltage peak. This is to be expected
since the source is located closer to the center of the array.
The effect of unequal Rsegment,x and Rsegment,y is shown in figure 4-6. Here
Rsegmentx is held fixed at 0.64Q and Rsegment,y is changed. The voltage divider
model successfully predicts the change in ellipse eccentricity. Figure 4-7 is a plot
of worst pixel droop versus resistor ratio. There is good agreement for all ratios of
0.1 < (a-2 = R") < 100. As a-2 increases beyond 100, it is important to note that
the 2-D droop model begins to aproach the 1-D droop model, with the larger Ry
considered open.
When the single current source is replaced by a periodic 4 x 4 array of 0.1 mA
current sources, the droop profile is as illustrated in figure 4-8. The droop peaks are
predicted within 10%.
As previously discussed, the advantage to the superposition of dividers method
is that the computational complexity scales as NINosb, where Nob, is the number
of observation points. For example, if in a 2-D array, it is desirable to observe the
droop voltage at every current source location and immediately between every pair
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Figure 4-6: 32 x 32 array with one 0.1 mA source at (7,7) and various resistor ratios
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Figure 4-8: 32 x 32 pixel array with a 4 x 4 array of 0.1 mA sources
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Figure 4-9: Scaling of droop calculations to large arrays
of current sources in the horizontal or vertical direction, then the algorithm scales as
3N,. One caveat is that it is essential to avoid running into I/O bottlenecks due to
the inefficiencies of GTX and Perl.
The scalability of the superposition of dividers approach was also explored. The
same sixteen current sources used in the example of figure 4-8 were evenly placed in
arrays ranging in size from 4 x 4 to 2048 x 2048. The worst case droop was computed
and compared with results from Synopsys HSPICE. Results are plotted in figure 4-9.
Note that all cases required almost identical computation time for the superposition
of dividers method. For the HSPICE method, the complexity was a steep function of
4.4 Parasitic Capacitance Modeling
For the purposes of parasitic capacitance modeling, a number of empirical models for
geometric primitives are applied. These are reviewed in detail in appendix E. The
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interconnect structure is decomposed into the following primitives: parallel wires over
one or between two groundplanes, crossovers, overlapping parallel lines on different
levels and nonoverlapping parallel lines on different levels.
Interconnect capacitances for grid-type wiring are represented in F/pixel. The rel-
ative permittivity of the dielectric material creI is represented as eps...rel-ox-interLD.
(Note that here c is used to indicate permittivity, not placement error.) This is multi-
plied by vacuum permittivity co, eps_0 to give ILD permittivity e,, eps-ox-interLD.
In this implementation, only one insulating material is supported.
4.4.1 Miller Multipliers
In some cases, two coupled wires may carry signals that potentially have complemen-
tary slopes. For these cases, Miller multiplication [30] must be considered in inter-
preting capacitance estimates. For the purposes of interconnect placement and for
analysis of wires coupled to loosely-defined signals, a worst-case Miller multiplier pa-
rameter k-miller-signals is used. For the purposes of analysis or well-defined signal
lines, the coupling capacitance is explicitly evaluated for use in custom simulations.
For example, where coupled digital signals can be complementary, the corresponding
multiplier is set to 2.
4.4.2 Evaluation of Parasitic Capacitances
The rule DPS3D-C-parasitic-signals contains an extern-file call to calcPara-
siticCap.pl, which computes the parasitic capcitances for all defined grid signals.
Parameter C-parasitic-signals is a vector<vector<double>> with the parasitic
capacitance between nets represented in the form {ID1,ID 2 ,Cp}. The net numbers
ID + 0.01, ID + 0.02, ID + 0.03 and ID + 0.04 are used to represent coupling to
adjacent cells.
DPS3DCparasitic-signals makes use of several control parameters. Parameter
k-select-parasitic-c is a comma-delimited string with tokens representing those
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parasitic models which are to be applied. These correspond to equations presented
in appendix E, and to subroutine names in the Perl implementation of these models,
capacitanceFormulaeREQUIRE.pl. Allowed tokens include:
C_121-Ogp-sl
C_12g_1gp_sl
C_121_lgp-sl
C-12g-2gp-sl
C-121_2gp-s1
C_121_1gp-ol
C_121Llgp-nol
C_121_lgp-xov
Line-to-line capacitance, lines on same level,
no ground plane
Line-to-ground capacitance, lines on same level,
one ground plane
Line-to-line capacitance, lines on same level,
one ground plane
Line-to-ground capacitance, lines on same level,
two ground planes
Line-to-line capacitance, lines on same level,
two ground planes
Line-to-line capacitance, overlapping lines on diffe
one ground plane
Line-to-line capacitance, nonoverlapping lines on
one ground plane
Line-to-line crossover capacitance, different levels,
one ground plane
It is readily apparent from the equations presented in appendix E that approxi-
mations are needed to enable modeling of complex structures using the specified base
models. The parameter k-cap-options allows for selection of some of these approx-
imations. For example, for nearbody capacitance calculations, the provided models
assume wires of identical width. Parameter kcap-options may be provided with
the tokens nearbody-modeavgw, nearbody-mode-minw, and nearbody-mode-maxw to
select the width value that is used for nearbody capacitance computation.
It is also desirable to limit output to parasitic capacitance values that exceed a
given threshold. The parameter k-cap-f ilter specifies the minimum reported per-
pixel parasitic capacitance.
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rent levels,
lifferent levels,
Extraction Flow
The called function calcParasiticCap.pl is actually a wrapper function that uses
subroutines defined in calcParasiticCapREQUIRE.pl. This allows the workhorse
function to be applied to other rules, such as is necessary for wire placement optimiza-
tion and table building. The wrapper function reads the input parameters, performs
some basic error checks, and creates hashes. A list of interconnect levels is generated
and ordered according to vertical location in the physical stack.
For levels with grid usages, adjacent pixel signals are added. These are named
according to the conventions outlined in section 4.2. Only the nearest nearbody wire
on each level of each adjacent pixel is included. With the full set of wires of interest
defined, the workhorse subroutine &calcParasitCap is called.
The implementation of &calcParasitCap assumes nearbody-dominated capaci-
tance. To validate this assumption, a 2-D field solver simulation was performed using
Silvaco Exact2. A structure consisting of three parallel lines and two ground planes
was considered. (This is identical to the structure illustrated in figure E-2(b) in ap-
pendix E.) S = 0.3 pm, W = 2S = 0.6 pm, T = 0.6 pm, and H = H2 = H.
Parameter H was varied from 0.1 pm to 5 jim. The values for parameters S, W,
and T roughly correspond to the process parameters for the MITLL 3-D FDSOI
technology, [2] applied to the case of minimum-spaced wires of the minimum contacted
width. Figure 4-10 shows the simulated capacitances. The "nearbody capacitance"
trace corresponds to the capacitance between the center wire and one of the outer
wires. The "capacitance to ground plane" corresponds to each capacitance between
one outer wire and one ground plane. Note that the total capacitance is strongly
dominated by the nearbody component when H = 2 tILD + tmetal. For this reason,
and for simplicity of implementation, level-to-level capacitances are only computed
for adjacent pairs of used metal levels. For example, if nets exist on the first and third
metal level, but not on the second, then capacitances between the nets on metal 1 and
metal 3 are computed. If, however, there are also nets on metal 2, then capacitances
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Figure 4-10: Simulated nearbody capacitance and capacitance to substrate for various
ILD thicknesses
between nets on metal 1 and metal 3 are ignored. Implementing a more sophisticated
capacitance extraction engine with shielding models is a straightforward extension
that is beyond the scope of this work.
For adjacent pairs of used metal levels, capacitance calculation is based on level
usage. For parallel or perpendicular grid interconnects, the models described in ap-
pendix E are readily applied. For non-grid interconnects, certain assumptions must
be made. One approach to modeling dense random local and global interconnect is
to replace it with a ground plane. This possibility was explored using a set of Silvaco
Exact2 field solver simulations. A set of layouts was prepared consisting of three
parrallel wires with W = 0.6 pm and S = 0.3 pm. These were placed 1 pm above
either a conducting grating or a groundplane. The conducting gratings were 0.3-pm
half-pitch conducting wires of height 1 pm, directly formed on a conducting substrate.
Both the horizontal and vertical grating cases were simulated. Silicon dioxide was
assumed to exist between all features. Table 4.4 shows the field solver results. Note
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Nearbody Capacitance and Capacitance to Substrate
(Wire Width = 0.6 pm, Wire Spacing = 0.3 pm)
1.20E-16
1.00E-16 
-- Nearbody
E Capacitance
8.:E- 
-7 Capacitance
8 to Ground Plane
c 6.OOE-17
. 4.OOE-17
2.OOE-17
O.OOE+00
0 1 2 3 4 5
Distance to Ground Planes (pm)
Center Wire Outer Wire
Case Sole Capacitance Capacitance
Type (aF/lpm) (aF/pm)
Parallel grating, with grat-
ing space centered on center 2-D 35.8 65.6
wire
Parallel grating, with grat-
ing line centered on center 2-D 36.2 65.4
wire
Perpendicular grating 3-D 31.8 52.2
Groundplane 2-D 34.3 52.4
Groundplane 3-D 33.4 52.9
Table 4.4: Capacitances of wires over gratings and groundplanes
that although the capacitance is slightly higher for the grating case, the groundplane
still allows for an acceptable approximation.
Other 3-D Circuit Parasitic Capacitances
Figure 4-11 shows some additional parasitic capacitances that exist in a 3-D circuit.
Suppose the structure pictured occurs within each pixel. Also, for the purposes of
this discussion, assume that figure 4-11 gives a cross-sectional view of three parallel
grid wires. Two of these are on metal 1 and one is on metal 2. Since this structure
is repeated many times per row or column, the parasitic capacitances shown are
multiplied by the number of pixels traversed.
Capacitor C1 represents the capacitance between a grid wire and a stacked intra-
tier via. This capacitance may be larger than a per-pixel crossover capacitance of
perpendicular grid lines. Capacitors C2 and C3 are between grid wires and the inter-
tier via itself. The worst case values for C2 and C3 are a function of alignment error
E(metall,3Dv1)- Conventional parasitic extraction algorithms often neglect alignment
error in consideration of intra-tier parasitics such as C6, where misalignment can sig-
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Figure 4-11: Some parasitic capacitances in a 3-D circuit
nificantly affect the net parasitic capacitance between long parallel wires on different
levels. When error propagation of a variable number of misalignments is included,
the effect is even more severe. Fortunately the rules developed in chapter 3 are easily
applied to this problem.
In addition to the capacitances to the inter-tier via, capacitors C4 and C5 occur
between grid wires and the masking metal level. This is an intra-tier problem, so
misalignment is not as much of a concern (save for some possible shielding effects).
An in-depth study of parasitics arising from various inter-tier via structures and
misalignment conditions may form an interesting piece of future work.
4.4.3 Case Study: Slew-limited Line Driver
Consider an imager that consists of a 1024 x 1024 pixel array, with three rows of
dummy pixels around the border. This is implemented in the MITLL process, with
design rules and process parameters as specified in [2]. The relevant part of the pixel
is illustrated in figure 4-12. In each pixel, there is a 100-pm 2 subcircuit that has
dense local interconnect on tier 2, metal 3. On metal 2, there are four global gridy
interconnects: VDD, GND, ROW, and RST. The metal 2 VDD and GND supply
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lines are 1 pm in width, while ROW and RST are wire-elmore lines 0.6 pm in width.
On metal 3, there are four global gridx interconnects. These include 1-pm VDD and
GND lines, a 0.6-pm VRST reset level line and a 0.6-pm COL analog output line.
This case study focuses on the driver for the COL line.
TIER 1, METAL 1
(unknown wiring)
TIER 2, METAL 3
G -TIER 2, METAL 2
TIER 2, METAL 1
(unknown wiring)
Figure 4-12: Interconnects in an example pixel
Assume that the imager has a frame rate fframe of 60 Hz. There a column mul-
tiplexer and ADC module located at one end of the column lines with an input
capacitance of 100 fF. The rows must be read out at a rate of fframe X Nixeia,,, giving
16 ps to read a row. If one-tenth of this time is budgeted for driving the column
line, and the signal swing is 2 V, then the required per-pixel current is approximately
given by Idriver = Ctotal x V'wi = 1.2 X Ctotal
Ctotal is the sum of the load capacitance and the wiring capacitance. The wiring
capacitance includes two nearbody components: COL-to-VDD and COL-to-VRST.
At the minimum possible pixel size of just over 13 pm, it is to be expected that the
nearbody capacitance dominates. As the pixel size increases, this nearbody capac-
itance decreases superlinearly with the inter-wire spacing, but all per-pixel capaci-
tances also increase linearly because of increased wire length. Figure 4-13 shows a
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projection made using the GTX capacitance models discussed earlier in this chapter.
Indeed there is a superlinear decrease in required driver current near the minimum
possible pixel pitch and a linear increase at large pitches. The minimum occurs at
about 16 pm.
Figure 4-13: Required line driver current vs. pixel size
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Chapter 5
Module Placement Optimization
Using Simulated Annealing
In the previous chapters, methods have been developed to model tradeoffs between
area, power, and performance. In chapter 3, a model relating the area consumption of
inter-tier interconnect to fundamental process parameters - including tier counts and
metal level counts - was presented. Chapter 4 discussed the modeling of interconnect
structures that frequently occur in sensor circuits. These models may be applied to
a minimization heuristic based on simulated annealing.[39]
5.1 Optimization Heuristic
In this section, a basic placement optimizer is presented. In this case, the cost func-
tion is equal to the pixel area. It is straightforward to extend this approach to a
more sophisticated cost funtion, based in part on the previously-discussed models for
capacitance, voltage droop, slew, etc. In the present implementation, the optimizer
routine is implemented in an externdfile call rather than GTX code. With some
of the minor improvements to the GTX framework suggested in appendix A, imple-
menting the identical algorithm with a cost function based on called rules previously
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developed is a relatively easy task.
Consider a pixel circuit comprised of a set of numbered modules.
Mi E M = {0, 1, 2, ... NM} (5.1)
These modules are interconnected by a set of numbered port nets.
Pi E P = {0,1,2,...Np} (5.2)
A GTX parameter k-nets-modules is defined as a vector<vector<double>> with
each inner vector of the form {M, Pi,1 , P,2 , .. .} where Pj is the jth port of module
Mi. In practice, k-nets-modules could be easily derived from a structural HDL
description. The area of each module is specified by the vector<vector<double>>
parameter dA-modules, which has inner vectors of the form {Mi, Ai} where Ai is the
area of module Mi. The initial location of these modules is specified by the parameter
k-loc-modules-initial, which is a vector<vector<double>> with inner vectors of
the form {Mi, Ti}, where T is the tier number on which module Mi resides. The final
locations will be reported as k-loc-modules-f inal, which has the same format.
The simulated annealing heuristic uses a temperature parameter k-temp-sa which
defines the initial probability pinit that a randomly-chosen movement of a module
from one tier to another that results in higher cost will be accepted. Moves that
result in lower cost are always accepted. The parameter num-moves-pertempstep
specifies the number of moves Nmoqjes attempted before the temperature is lowered
by a factor rtemp (k-tau-temp) so that the probability of acceptance of a higher-cost
move during temperature step k is Pk = Pk-iTtemp. k-tau-temp is subject to the
constraint 0 < Ttemp < 1. The annealing is considered complete when three successive
temperature reductions fail to achieve at least a 1% improvement in cost.
Since some modules (such as a photodiode) must reside on a particular tier, a
parameter k-mobility-modules is included. This is a vector<vector<double>> with
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inner vectors of the form {Mj, pi}, where 0 < pi < 1 describes the mobility of a
module. When pi = 0, T is fixed. For 0 < pi K 1, the effective probability of
acceptance of a costly move is given by Peff = PiPk.
The areas of the exclusion zones due to the interaction of inter-tier vias with intra-
tier levels are specified by two parameters, dAexcludecut3Dvia and dA-exclude
_land3Dvia. In this simple implementation, it is assumed that Ntier, (numitiers)
tiers are stacked usind a post-bond via process. All have identical orientation, i.e.
either face-back or back-face. Inter-tier via stacking is allowed. dA-exclude-cut
_3Dvia represents the exclusion zone due to via X on tier (X+1), and dAexclude-land
3Dvia represents the exclusion zone due to via X on tier X. It is expected that
dA-exclude-cut_3Dvia and dA-exclude-land_3Dvia be derived from the more com-
plete exclusion information in df -excludeTX-via-intertier_Y, as discussed in chap-
ter 3.
The simulated annealing rule was defined as DPS3Dkilocmodules_final-sa.
Rules DPS3D_dA_pixelinitial and DPS3DdApixeLfinal report the initial and
final pixel areas in dA-pixel-initial and dA-pixel-final, respectively.
5.2 Case Study: Application of Simulated Anneal-
ing to a LADAR Imager
To demonstrate the capabilities of DPS3D kloc-modules-final-sa, a laser radar
(LADAR) imager currently under development at MITLL was considered. [6, 7] Figure
5-1(a) illustrates the intended application. A photon triggers an avalanche in a geiger-
mode avalanche photodiode (APD). This is detected by a digital timing circuit, and
the digitally-encoded photon flight time is read out. A three-tier 3-D implementation
of this imager is presently in fabrication. This 3-D implementation is illustrated in
figure 5-1(b).
All pixels are serviced by a high-speed clock signal. A local buffering of this
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Figure 5-1: Concept (a) and 3-D implementation (b) of LADAR imager [6, 7]
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clock controls a high-speed pseudorandom counter and a clock-phase capture circuit.
When an avalanche of the APD is detected, the counter is halted and the clock phase
is sampled. The resulting time measurement is read out. Since there are many of
these timing circuits in parallel, the depth of an image may be measured based on
the photon time of flight.
5.2.1 LADAR Modules
Table 5.1 lists modules in the LADAR pixel of [7]. Not listed are decoupling capacitors
of area 90 pm 2 that occur on every tier (other than the APD tier.) Modules requiring
additional decoupling on the same tier have the required decoupling area incorporated
into the module area. Tier 1 is reserved for the APD alone. The APD is set up to
have zero area so that its area does not put a lower limit on the pixel size.
In some cases, the nets listed in the table do not directly correspond to circuit nets.
For example, DATAIO is actually both the nets DATAIN and DATAOUT of a pixel.
Since these must be daisy-chained together for serial readout, they are combined into
a single net for this placement analysis. In other cases, inverters have been neglected.
This is based on the assumption that certain modules can be modified to accept either
a true or a complement signal with minimal impact on area.
5.2.2 Floorplan Construction Using Actual Design Parame-
ters
For the initial experiment, it was assumed that the tier 1 to tier 2 bond was f ace-f ace,
and that the tier 2 to tier 3 bond was back-f ace. dA-exclude-cut-Dvia was set to
18 pm 2 and dA-exclude-landDvia was set to 40 plm 2. These values correspond to
the design rules used for the actual layout. It was assumed that modules could be
placed on any tier (other than the APD tier) without penalty. The initial tempera-
ture was set to pinit = 0.95, and the decay constant was set to Ttemp = 0.1. Nmoves
103
Module Area (pm 2) Nets
APD 0 PHOT
ARM INV 13 ARM, ARM
ARM/DISARM 100 PHOT, ARM, ARM, DISARM
FIRE INV 17 PHOT, FIRE
VBC LOGIC 120 FIRE, SCLK, VBC
SCLK INV 13 SCLK, SCLK
VERNIER CKT 300 Q9, CLK, DATAIO
MUX XOR 1 55 DATAIO, Q0, Q1
MUX XOR 2 55 Q0, Q1, Q2, Q7, Q8
FF1 35 Q1, Q2, CLK
FF2 35 Q2, Q3, CLK
FF3 35 Q3, Q4, CLK
FF4 35 Q4, Q5, CLK
FF5 35 Q5, Q6, CLK
FF6 35 Q6, Q7, CLK
FF7 35 Q7, Q8, CLK
FF8 35 Q8, Q9, SCLK
CLK LOGIC DRV 240 CLK, SCLK, FIRE
Table 5.1: Modules in the LADAR pixel
was set to 500. The results from ten passes are shown in table 5.2
Note that the simulated annealing optimization results in comparable area uti-
lization than the full-custom designer's floorplan. The actual full-custom layout was
in a 35 pm x 35 pm (1225 pm2 ) pixel. It included about 300 pm 2 of space that
did not contain any active, poly, or local interconnect features. Compared with the
calculated 906 11m2, there is a 35% overhead. Based on the results in table 5.2, it
can be concluded that a well-designed simulated annealing experiment may provide
a good early insight into what a full custom designer might do later on in the design
flow. Since several possible arrangements of modules are generated, a range of area
104
Module Actual MITLL Tier for Each Pass
Layout Tier 1 2 3 4 5 6 7 8 9 10
APD 1 1 1 1 1 1 1 1 1 1 1
ARMINV 2 2 2 3 2 2 2 2 2 2 2
ARM/DISARM 2 2 2 3 2 2 2 2 2 2 2
FIRE INV APD 2 2 2 2 2 2 2 2 2 2 2
VBC LOGIC 2 2 3 2 2 2 3 2 3 3 3
SCLKINV 2 3 3 3 3 2 3 3 3 3 3
VERNIER CKT 2 3 3 3 2 3 3 2 3 3 3
MUXXOR1 3 3 3 2 3 3 3 3 2 2 2
MUX XOR 1 3 2 3 2 3 3 3 3 2 2 2
FF1 3 2 3 2 3 3 3 3 2 2 2
FF2 3 2 2 2 3 3 3 3 2 2 2
FF3 3 2 2 2 3 3 3 3 2 2 2
FF4 3 2 2 2 3 3 2 3 2 2 2
FF5 3 2 2 2 3 3 2 3 2 2 2
FF6 3 2 2 2 3 3 2 3 2 2 2
FF7 3 2 3 2 3 3 3 3 2 2 2
FF8 2 3 3 2 3 2 3 3 3 2 2
CLK LOGIC DRV 3 3 2 3 3 2 2 3 3 3 3
Calculated Area 9 8 8 8 8 8 8 8 8 8 8
(pm 2 ) 0 9 5 7 9 1 8 9 7 5 56 8 3 5 8 7 1 8 0 3 3
Table 5.2: Simulated annealing results for actual LADAR design conditions
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requirements may be anticipated.
5.2.3 Effect of Number of Tiers
As previously discussed, it is possible to investigate the effect of various process
and circuit parameters on a specified cost function. For the case of the LADAR
focal plane, it is important to understand the dependence of pixel size on process
parameters. Figure 5-2 shows the LADAR pixel size versus number of tiers for three
different process options.
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Figure 5-2: LADAR imager pixel size vs. number of tiers for three different sets of
design rules
Figure 5-2(a) illustrates the case of the design rules that were actually used for the
MITLL LADAR design. These parameters are the same as in section 5.2.2. The plot
shows the results of ten different simulated annealing optimizations for each number
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of tiers. The total number of tiers includes the APD tier. Note that after four or five
tiers, there is little benefit. This is due to the high degree of interconnectivity within
the pixel circuit.
Figure 5-2(b) shows the case where a more aggressive set of design rules is applied.
In this case, dA-excludecutDvia was reduced to 9 pm 2 and dA-exclude-land
_3Dvia was reduced to 16 pm 2 . There is a modest (about 15%) improvement in
pixel size for each number of tiers. Also, the spread in the solution areas is reduced,
suggesting a more easily achievable design. In figure 5-2(c), all of the tiers are bonded
face-back, i.e. all tiers are face up. This allows inter-tier vias to land on the top-level
metal, thus leaving room for underlying circuitry. With dA-exclude-cut3Dvia set
to 18 pm 2 and dA-exclude-land_3Dvia set to 0 pmr2 , the results are similar to those
for the aggressive design rules case. Figure 5-2(d) shows an overlay of the three cases.
5.2.4 Summary
In this chapter, the use of simulated annealing to explore design possibilities was
demonstrated. In general, a cost function may be derived using many of the models
developed in previous chapters. The goal of conceptual design is to describe a circuit
concept at as high a level of abstraction as necessary, and then model the dependen-
cies on design decisions. In chapters 3 and 4, foundational models for process and
circuit behavior were presented. This chapter adds to this foundation a means of
understanding how a design that exists only in abstract form might be implemented
subject to those process and design constraints. GTX provides the inference chain
structure necessary to represent the cause and effect relationships that are encoun-
tered in circuit design. With a well-established knowledge library, tradeoff studies
may be conducted easily and efficiently.
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Chapter 6
Verilog-AMS and SPICE Interface
Recall from the proposed EDA flow illustrated in figure 1-3 that the design loop is
closed in two ways. First, the designer may directly interpret and act on GTX out-
put parameters. Second, GTX parameters may be inserted into behavioral models
that are then used to evaluate system performance. Not shown in figure 1-3 is a
third possible approach, namely the incorporation of GTX result parameters into a
low-level SPICE simulation. Depending on the application, GTX parameters pertain-
ing to resistance, capacitance, droop voltage, supply voltage, power density, thermal
conductivity, transitor properties, etc. may be germane to a behavioral model.
In this chapter, the construction of behavioral and low-level models based on result
parameters is briefly discussed. Although there may be limited pedagogical value to
an extensive discussion of scripting, it is certainly valuable to consider strategies for
effective utilization of derived parameter data.
6.1 Template Files: Verilog-AMS Output Exam-
ple
Since there are several different types of simulation tools that may be used, a general
template approach was selected. These templates are processed by buildModel.pl.
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The following example shows a (partial) template file that might be used in modeling
column drivers. In this case, there is a source follower within a pixel that has a current
specified by the parameter I-driver-pixel. The total capacitance of the column line
is described by the parameter C-line-pixel. The load capacitance on a column is
given by C-load-column. The slew rate is calculated by dividing the available current
by the total capacitance.
begin header
valfile valuefilel.val
suffix .v
Xdrivecurrent%% &lookupval("I-driver-pixel");
Xcollinecap%% &lookupval("C-line-pixel");
XcolloadcapX &lookupval("C-load-col");
%%sr%% Xdrivecurrent%%/(%%collinecap%%+%%colloadcap%%);
end header
module column-line(out, in);
inout out, in;
electrical out, in;
analog begin
V(out) <+ slew(V(in), %%sr%%);
end
endmodule
Note that the above template file starts with header information. "begin header"
is syntactically required to denote the start of the header section. All parameters to
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be used in the subsequent macro must be defined in the header. The first line after
the start of the header must be of the form
valfile valuesf ilename
where values-filename is an output dump created by GTX. The next line is of the
form
suffix filename-extension
where f ilename-extension specifies the extension of the output files.
After these required lines, the parameter definitions follow. These are evaluated
sequentially. Parameters always begin and end with "'". Parameter definition lines
have the form
parameter-name expression
where the expression may include Perl operators. Several special operators are defined
to allow for retrieval of data from the values file. For parameter values of type bool,
double or int, the operator
&lookupval("parameter-name");
retrieves the appropriate scalar from parameter-name in the values file. For values
such as total net capacitances, where the parameter is a vector<vector<double>>
with inner vector elements of the form {id-number,value}, the operator
&lookupval-lindex("parameter-name",id-number);
is provided. Likewise for parameters such as net-to-net capacitances and Miller mul-
tipliers, the operator
&lookupval-2index( "parameter-name" ,idnumber1,id-number2);
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allows for retrieval of values corresponding to two index elements. If no value corre-
sponding to the specified index elements is found, the operator returns a null value.
The following example shows how such a null value might be converted to zero so
that it may be substituted into the macro.
/%collinecap%% &lookupval-1index("C-total-signals" ,3)*1;
Note that in the example template, the slew rate parameter %%sr%% is computed
based on the values for previously-defined parameters. The only requirements for the
expression are that it must be free of white space characters, and it must be Perl-
compatible after all substitutions have been made. Thus, the user has considerable
flexibility to implement complex functions. For example, a user-defined subroutine
may be called.
%%paramA%% require ("userroutine.pl");&usersub(%%paramB%%);
In many cases, the GTX values file contains multiple sets of output parameters
that relate to varied input parameters. When buildModel.pl encounters multiple
sets of parameters, it generates multiple versions of the output file, one for each
parameter set.
6.2 Template Files: SPICE Deck Output Example
The same template format may be used to generate SPICE netlists. Consider a
subcircuit with five nets. These have node ID numbers 0-4.
begin header
valfile test4.val
suffix .sp
%%GNDX 0;
%%VDDX 1;
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XXCOL%% 2;
XXCOLBAR% 3;
XVRSTX 4;
%%CCOLGND%% &lookupval_2index( "Cparasitic-signals",
XXGND//,%%COLX)*1;
%%CCOLVDD%% &lookupval-2index("C-parasiticsignals",
%%VDD%%, %COL%%)*1;
%%CCOLVRSTX% &lookupval_2index("C-parasitic-signals",
XXCOL%,%%VRST%%)*1;
%%CCOLBARGND%% &lookupval_2index("Cparasitic-signals",
XGNDXXXCOLBARXX)*l;
XCCOLBARAVDD%% &lookupval_2index("C-parasiticsignals",
XXVDDXXCOLBARXX)*1;
XXCCOLBARVRSTY &lookupval_2index("C-parasitic-signals",
XXCOLBARXX,XXVRSTXX)*1;
%XCCOL-COLBARX &lookupval_2index("C-parasitic-signals",
XXCOLXX,XCOLBARXX)*1;
end header
* SPICE deck for parasitic capacitance
CCOLGND COL GND %%CCOL-GND%%
CCOLVDD COL VDD %%CCOL-VDD%%
CCOLVRST COL VRST XXCCOL-VRST%%
CCOLBARGND COLBAR GND XXCCOLBAR-GNDX
CCOLBARVDD COLBAR VDD OCCOLBARVDDX%
CCOLBARVRST COLBAR VRST %XCCOLBARVRST%%
CCOL-COLBAR COL COLBAR %%CCOLCOLBAR%%
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Once processed, this might produce a SPICE deck that resembles the following.
* SPICE deck for parasitic capacitance
CCOLGND COL GND 3e-013
CCOL_VDD COL VDD le-013
C_COLVRST COL VRST 4e-016
CCOLBARGND COLBAR GND le-015
CCOLBAR_VDD COLBAR VDD 0
CCOLBARVRST COLBAR VRST 0
CCOLCOLBAR COL COLBAR le-015
In addition to capacitances, parameters corresponding to device sizes, device mod-
els, temperatures, voltages, currents, resistances, etc. may be derived through the use
of GTX models.
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Chapter 7
Conclusion
7.1 Summary
Conceptual design has historically started with a mixture of creativity, insight, and
"back of the envelope" calculations. Unfortunately, neither the capabilities of a de-
signer nor the size of an envelope improve exponentially with Moore's law. It is
improvements in EDA that have allowed for the nonrecurring engineering costs of the
design cycle to be kept in check.
This work has laid the groundwork for a new approach to the early stages of the
design cycle. By leveraging the inference chain framework originally developed for
improving strategic planning in the semiconductor industry, a designer may gain new
insight into the costs and benefits of various approaches to very specific problems.
This is especially beneficial when, as in the case of 3-D integration, the designer has
many degrees of freedom. With an adequate library of process and circuit knowl-
edge, a problem may be simultaneously addressed at both a high and low level of
abstraction.
The goal of conceptual design is to describe a circuit concept at as high a level
of abstraction as necessary, and then model the dependencies on design decisions. In
chapter 3, process models were developed that were later used to project area con-
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sumption for various conditions. Chapter 4 added to this a subset of the many basic
models necessary to draw the connection between implementation and performance.
Then, in chapter 6, these process and circuit projection models were tied to a con-
ventional high-level modeling approach through the use of interface scripts. Finally,
in chapter 5, simulated annealing was used to derive plausible layouts suitable for
improving the designer's understanding of the consequences of design and process
decisions.
Several simple case studies were presented to demonstrate how with limited in-
formation, one might gain insight into the relationship between design and process
parameters. The particularities of the inter-tier via flow were related to area con-
sumption for particular circuit architectures. For the LADAR example of section
5.2, it was observed that for one particular circuit approach, additional tiers yield
diminishing returns. This suggests that future work to devise an alternative counter
architecture for large tier counts might yield useful results. However, process cost
and yield are both strong functions of the number of tiers, and those economic issues
can and should be modeled in conjunction with the circuit approaches.
In the line driver example in section 4.4.3, a relationship between power dissipation
and area utilization was explored. However, area utilization is a function of process
parameters, which can be variable. Likewise, using the droop voltage rules in chapter
4 in conjunction with clock tree distribution models reviewed in [42], it is possible
to model the impact of power rail sizing on clock skew. In short, through the use of
inference chains describing process and circuit parameter relationships, a paper study
of a design concept may be performed before area, power, time or money is budgeted.
Perhaps the greatest benefit to this is an elucidation of the questions that need to be
asked throughout the design process.
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7.2 Future Work
Many opportunities exist for future work in this area. It is recommended that the
parameters, rules and scripts developed as part of this work be made available to
designers on future MITLL 3-D multiproject runs. In addition, contributions to a
design-oriented GTX knowledge library should be encouraged. As with any software
developed for academic purposes, the models, rules, and scripts prepared in this work
are not fully mature. Only application to actual design challenges will allow this work
to transition from an academic exercise to a readily available EDA approach. De-
scribed below are some specific recommendations relating to the further development
of an inference-chain based conceptual design tool.
7.2.1 Interface Improvements
As it is presently implemented, the GTX user interface is not optimized for use in
a pre-design flow. For such a tool to be broadly accepted by circuit designers, a
seamless interface between HDL representations and inference chain relations would
be necessary. In addition, a visualization aid capable of graphically representing the
interaction of process and design constraints would be especially valuable. In the
interim, there are many improvements to GTX that could facilitate design studies.
Some of these are noted in appendix A.
7.2.2 Enhancements to Process Models
Appendix D presents some observations regarding the limitations of the process mod-
els presented in chapter 3. Because 3-D integration is still in the early stages of devel-
opment, both the general knowledge and library knowledge must follow developments
in the technology.
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7.2.3 Enhancements to Circuit Performance Projection Mod-
els
In the conceptual design phase, it is necessary to use models that require the fewest
assumptions. Although simple models are often the most applicable, it is essential
that all critical effects are at least crudely represented. In chapter 4, the parasitic
capacitance models did not model the alignment-dependent parasitic capacitances
to inter-tier via structures. Proper representation of alignment-dependent parasitics
will require future study. A more nuanced model for the effects of unknown random
interconnects is also desirable. For the superposition-based droop models, refinement
of the determiniation of "effective ground" is required. Also, investigation of the
applicability of resistor reduction techniques to this problem would be beneficial. Any
droop modeling algorithm must be also combined with some means of determining
decoupling capacitance requirements.
Development of a library of module performance models is also required. Such a
library would require a parameterization of functional blocks such as photatransduc-
ers, integrating amplifiers and ADC modules, according to process parameters. In
addition, local power dissipation of particular modules should be used to construct a
thermal "circuit." Through the use of scripts such as those described in chapter 6,
an HDL such as Verilog-AMS could then be applied to the projected thermal circuit
during the architectural design phase.
7.2.4 Generalization of Simulated Annealing Cost Function
In the simulated annealing rule described in chapter 5, the cost function is simply
the area utilization. This should be generalized in such a way that the cost function
is itself a called rule. However, for such a called rule to be used within an external
simulated annealing rule, improvements to the inference chain engine are necessary.
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7.2.5 Improvement of Computational Efficiency
Finally, in this work, extern.file rules were implemented in Perl because GTX pro-
vides input parameters to external rules in ASCII format. Computational efficiency
could be significantly improved through the use of a more streamlined programming
language and programming style. Improvements to the input/output capabilities of
GTX would also help enable the use of very large matrices as inputs to an external
rule.
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Appendix A
Discovered GTX Flaws and
Limitations
In the course of this research, several limitations of the GTX software were discovered.
In some cases, the applicability of GTX to certain problems is limited as a result.
1. Cannot use a rule that returns type vector<double> as a called rule using
#calledrules. Attempting to do so causes GTX to crash.
2. An insufficient number of vector operations have been implemented. One use-
ful function would be vector concatenation. Part of this deficiency would be
addressed by solving item 1.
3. It would be desirable to allow a rule to apply a called rule with input type
inputtype and output type outputtype to each element of an input of type
vector<inputtype>, thus returning an output of type vector<outputtype>. Per-
haps some sort of for each () syntax could be used?
4. Vectors can currently only hold type double.
5. Type double is not really double precision. The number of mantissa and ex-
ponent digits retained appears to correspond to single-precision floating point
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representation.
6. The GTX plotting utility crashes if the x-axis range is limited by a constraint
rule.
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Appendix B
GTX Disclaimer
The following license notice for the GTX software is included here to ensure compli-
ance with GTX copyright requirements.
Copyright (c) 1998-2002, Regents of the University of California, the
Microelectronics Advanced Research Corporation (MARCO) and the Gi-
gascale Silicon Research Center (GSRC).
All rights reserved.
Permission is hereby granted, without written agreement and with-
out license or royalty fee, to use, copy, modify, and distribute and sell
this software and its documentation for any purpose, provided that the
above copyright notice, this permission notice, and the remainder of this
document appear in all copies of this software as well as in all copies of
supporting documentation. GTX software includes but is not limited to
executables as well as "parameters", "values", "rules" and "rule chains"
that may be distributed in one or in separate files.
THIS SOFTWARE AND SUPPORTING DOCUMENTATION ARE
PROVIDED "AS IS". Regents of the University of California, the Mi-
croelectronics Advanced Research Corporation (MARCO), the Gigascale
Silicon Research Center (GSRC) ("PROVIDERS") MAKE NO WAR-
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RANTIES, whether express or implied, including warranties of merchantabil-
ity or fitness for a particular purpose or noninfringement, with respect to
this software and supporting documentation. Providers have NO obliga-
tion to provide ANY support, assistance, installation, training or other
services, updates, enhancements or modifications related to this software
and supporting documentation.
Providers shall NOT be liable for ANY costs of procurement of substi-
tutes, loss of profits, interruption of business, or any other direct, indirect,
special, consequential or incidental damages arising from the use of this
software and its documentation, whether or not Providers have been ad-
vised of the possibility of such damages.
Appendix A: there are no restrictions as to copyright, distribution or
fee policies regarding software independently developed for use with GTX
software.
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Appendix C
Calculation of Area of Intersection
of Two Circles
Consider two circles, as shown in figure C-1. Let A be equal to the area of intersection
of the two circles, i.e. the area of the shaded region.
L (0,0) M (d,0)
Q
Figure C-1: Two intersecting circles of arbitrary size and spacing
Assume that both circles have centers on the x-axis. If d ;> r1 + r 2 then A = 0
because the circles do not overlap. If (min(ri, r2) + d) < max(ri, r 2 ) then one circle
125
P
r2
lies entirely within (or coincident with) the other. Thus A = ir x (min(ri, r 2 )) 2 .
For cases of partial overlap, let C be the simple closed curve bounding the inter-
section of the two circles. Then the area of intersection is given by:
A = j x dy (C.1)
If C1 and C2 are the right and left-hand arcs respectively, and C is defined by the
superposition of C1 and C2, then:
A = j x dy = j x dy + C 2 x dy (C.2)
Let #1 be the angle ZPLM. C1 is described by:
x = r1 cos
y = r1 sin q5
(C.3)
(C.4)
The angle #1 is determined using the law of cosines.
2 2 2r'2 =rl + d2 - 2r~d cos 01
cos #1 = 2 r1  d 22r~d
(C.5)
(C.6)
(C.7)=cos- 1 (r+d 22rid
Thus,
xdy r 2cos2 do
C -4 1 1
=r2(01 + sin 2#,
(C.8)
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Likewise, let #2 be the angle ZPML. C2 is described by:
x = d +r 2 cos# (7r - 02) < # <-
y = r 2 sin # (7F - #2) <- <$
The angle 02 is also determined using the law of cosines.
r =r1 + d2 - 2r 2d cos#2
2 r+d 2 -r2
COS #2 =- 22r 2 d 1
1 (r2 d 2 -r 1 )
=cos- 2r 2d
Thus,
xdy = 12:2
xdy = 12:0
(d + r 2 cos q) (r 2 cos q) do
(r2 d cos # + rs cos2 #) dq
- 2r 2d sin02 + r (2 + sin 2# 22/
Finally, the area of intersection is evaluated by substituting the results from C.8
and C.14 into C.2.
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(7r + #2 )
(7r + #2 )
(C.9)
(C.10)
(C.11)
(C.12)
(C.13)
C2
C2
(C.14)
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Appendix D
Known Limitations To 3-D Process
Models for GTX and Suggestions
for Future Development
The following future improvements to the 3-D Process Models for GTX described in
chapter 3 are suggested.
1. The parameter k-angle-sidewall-via-intertierXis implemented as a double
corresponding to all sidewall angles in a particular inter-tier via. In practice,
there are multiple sidewall angles. For example, in a post-bond via flow, the
sidewall angle for the masked part of the inter-tier via is often different from
that of the unmasked part. The existence of two distinct sidewall angles may
be represented by making k-angle-sidewall-via-intertierX a parameter of
type vector<double> of the form {jSW:3DvXa->OSW:3DvXb}-
2. For post-bond via processes, it would be desirable to allow for representation of
metal levels formed after inter-tier via definition. This would allow for high-level
metal to physically reside above an inter-tier via cut.
3. The current representation of post-bond via directionality is very limiting. It
129
would be desirable to allow for post-bond inter-tier vias to land on both sides
of an intermediate tier.
4. If it were possible to represent information pertaining to multiple tiers in a
single vector, then studies in which number of tiers is varied would be facilitated.
However, this is made difficult by the GTX limitation described in appendix A,
item 1.
5. Registration error would be better modeled if the parameters dspace-minins,
dspace-minland and dspaceibpmargin were made into vectors describing level-
dependent margins. The same comment applies to expansional errors in tier-
to-tier alignment.
6. Additonal multipliers for sigma in kvolumemodel would be desirable. Perhaps
"threesigma" could be replaced with "sigmaX' where X = 3 is the desired
multiplier. The netErrO function would then parse the token of kvolumemodel
and treat the sigma multiplier as a parameter rather than a constant.
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Appendix E
Summary of Parasitic Capacitance
Model Equations
Parasitic capacitance modeling is extensively discussed in the literature.[5, 8, 13, 14,
15, 17, 21, 23, 32, 38, 40, 41, 44, 46, 49, 50, 53, 54]. Models used in this work are
summarized in this appendix.
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E.1 Notation
For the purposes of describing these models, we can define the following parameters.
Subscripts are used to denote the respective metal levels.
C
- = normalized capacitance
E
6 = dielectric permittivity
W = width of metal line
T = thickness of metal line
H = thickness of dielectric layer between metal levels
S = clear spacing between parallel lines on same level
D = adjacent wire spacing for lines on different levels
E.2 Survey of Empirical Models
Chern et al. proposed a set of empirical capacitance models for dense multilevel
metal stuctures.[13] In this model, the three capacitances illustrated in figure E-1 are
evaluated by decomposition of a layout into primitive structures. The models in [13]
have the following range of validity.
0.3 < - < 10, (E.1)
-H -
S S0.3 < < 10-cutoff-= 10, (E.2)
-H- H '
T0.3 < < 10 (E.3)
-H -
Delorme et al. have reported an improved model for capacitances of one, two and
three lines over a ground plane. These better represent the narrow wires and thick
dielectrics of deep submicron processes. They are valid for , , y > 0.02. However
the upper limits for these ratios is significantly lower than that of [13].
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METAL 3
METAL2
METAL I
GROUND
PLANE
Figure E-1: Parasitic capacitance components
Wong et al. introduced a set of five capacitance models [54]. In addition to parallel
lines on a ground plane, parallel lines between ground planes and crossover lines on
different levels, additional models for nonoverlapping parallel lines on different levels
and parallel lines on different levels are included. The range of validity is as follows:
0.12 < - < 4.9, (E.4)
--H -
0.12 < - < 27, (E.5)
-H -
D
0.12 < - < 27, (E.6)
-H-
T
0.05 < - < 3.2 (E.7)
--H -
Although the models of Wong et al. are not as deeply scalable as those of Delorme
et al., they will be primarily used for this work. This decision was made because a
complete set of models is available in the literature and the models are applicable
to the existing MITLL prototype 3-D technology.[2, 3] More recent formulae for in-
terconnect capacitances can also be found in the literature.[44, 53] Today, however,
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many improvements to empirical models are of a proprietary nature. As a result,
detailed descriptions of model equations are not as readily available.
E.3 Models Presented in 1998 by Wong et al.[54]
Figure E-2 shows the primitive geometries modeled by [54]. In this presentation, the
various capacitance terms are indicated using the notation of figures E-1. For the
case of parallel lines on the same level over a ground plane, as illustrated in figure
E-2(a):
Cline -to-ground _W
C H
Cline-to-line (0.229
+ 2.977 (T )0.232
H )
1.227 ()1.384 (H 
.398
As S -- oc, equation E.9 reduces to zero, corresponding to a single line structure.
For parallel lines between two ground planes, as illustrated in figure E-2(b):
Cline-to-ground
Cline-to-line =_
W
H
(.053
+ 1.637 T 
)0.216
H1,
W(s)+ 1.348 (T)1.597 H) 0.6 28
H_ H 1H 2
H1 + H2
(E.12)
For the case of overlapping parallel lines on different levels, as illustrated in figure
E-2(c):
Cine-to-ground = 1.25 W - ST) + 2.919 T , 2
E (H1 + H2 + T2) H1 + H2 + T2)
(E.13)
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(E.8)
(E.9)
where
(E. 10)
(E.11)
+ 1.637 (T )0.216
H2)
W)+
GROUND PLANE
S I
T
H
GROUND PLANE
(a)
T1
SO 7H 2
T2
GROUND PLANE
(c)
H2 S 
-~l
T
SHI
GROUND PLANE
(b)
T,
DT2
HT T
GROUND PLANE
(d)
WI
T2
GROUND PLANE
(e)
Figure E-2: Primitive capacitance structures [54]
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Cineto-1ine 
= 0.906 o)
H2
+ (H)0.649
H 2
0.198
W 2 -Sov + 1
- 0.447 )2
W2 - Sov + I
+ 2.514 ( +2
W1 - SOV + I
- 2.883 ( T )
W1 - SOV + 1
For the case of nonoverlapping parallel lines on different levels, as illustrated in figure
E-2(d):
Cline-to-ground = 1. 16 W1 T)
C (H1 + H2 +T2
Cline-to-line
C (H1 0.446H2 -0.7076
+ 2.704 1 H H 
0.204
H1 + H2 + T2
W1 0.247
W 1+2D) H 2 )
w 2  (T)O.458+ 0.162 
1 0.5
W2 + 2D H2
(E.15)
(E. 16)
For the case of crossover lines on different levels, as illustrated in figure E-2(e):
Cline-to-line
E
= 3.285 W1W 2 )(H 2
+ W1 4.505
+ W2 4.505
+ 1.532
T2
T2 + 0.2H 2 J
T1 +0.2H 2 )
-
4.348 TT.22)
T2+0.2H2
T2
-
4.348 T 2 
)2
( T 1 +0.2H 2
W1  )2.56
W1 + 0.5 H2
T ( W2  2. 4
(W2 + 0.2 H2)
And, as previously mentioned, equations E.8 through E.17 are valid for parameter
ranges given by E.4 through E.7.
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2
(E. 14)
(E.17)
E.4 Nearbody capacitors with no ground plane
In some cases, when H > S the interconnect is best modeled as if there were no
groundplane. For the case of two parallel wires with no groundplane, the following
equation is useful[49]
Cline-to-line
C
T +± (1 .0543(w)) + 0.735, W > 2T
s 1n(1+-L+VrW( W+2
2T-W + 27 W < 2T
2S 21n(1+ -+V(W+2))'
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(E.18)
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Appendix F
3-D Fabrication Technologies
Two 3-D integration processes are discussed in this section. Both are based on wafer
bonding. The first, developed at MIT Lincoln Laboratory (MITLL)[2, 9], uses inter-
tier vias that are etched after the wafers corresponding to the connected tiers have
been bonded. The second, under development at the Microsystem Technology Labo-
ratories (MTL) at MIT, uses copper wafer bonding[19, 36, 37]. In this case, part of
the inter-tier via is formed on each of the wafers prior to bonding. The two surfaces
are subsequently mated, forming the interconnected tiers. The method of 3-D via
formation has a direct effect on the available area on each tier for pixel implementa-
tion.
F.1 The MITLL Post-bond 3-D Via Process
Note: Much of this discussion of the 3-D assembly process flow has been taken from
the MITLL process documentation. [2, pages 86-89]
The MITLL 3-D process is based on a fully-depleted silicon-on-insulator (FDSOI)
technology. The 3-D stacking process may be applied to a wide range of applications
and substrates. For this discussion, an imager application will be assumed. This
example structure consists of two FDSOI circuit tiers and one bulk photodiode tier.
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Prior to 3-D stacking, these FDSOI and bulk wafers are processed independently.
These three initial wafers are illustrated in figure F-1.
FIRST FDSOI WAFER
SECOND FDSOI WAFER
BULK PHOTODIODE WAFER
Figure F-1: Individually processed SOI and bulk wafers
For this particular structure, the photodiode wafer will be used to form tier 1 of
the final 3-D structure. The FDSOI circuits will be on tiers 2 and 3. To eliminate
confusion, it is necessary to define a particular side of the 3-D assembly that will be
considered to be the top. For this case, tier 1 is defined as being on the top tier of
the 3-D stack. As the following discussion of the assembly process proceeds, it will
become apparent that if tier 1 is considered to be the top tier, then tier 1 is flipped
with respect to the final 3-D assembly, and tiers 2 and 3 are not flipped.
The 3-D process flow proceeds as follows. The assembly is done upside-down and
inverted at the end. First the wafer from which tier 1 is to be formed, in this case
the photodiode wafer, is selected to serve as the substrate for the assembly process.
The wafer from which tier 2 is to be formed is inverted, aligned, and bonded to the
photodiode layer as indicated in figure F-2.
The silicon substrate is removed from the tier 2 wafer, exposing the buried oxide
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Wafer-wafer bond
Figure F-2: First wafer bonding step
(BOX). Then 3-D vias are etched, and tungsten is deposited and planarized using
chemical-mechanical polishing (CMP). In the resulting structure, shown in figure F-
3, the 3-D vias connect the top-level metal of the tier 2 FDSOI circuit to the top-level
metal of the tier 1 photodiode circuit.
W creating 3-D connection
Figure F-3: First set of 3-D vias
The same process is then repeated for tier 3. The wafer that is to be used to
form tier 3 is inverted, aligned, and bonded to the tier 1 - tier 2 assembly, as shown
in figure F-4. The silicon substrate is removed, 3-D vias are etched and tungsten is
deposited and planarized using CMP. In the resulting structure, shown in figure F-5,
the 3-D vias connect the top level metal of tier 3 to the first level metal of tier 2.
The entire assembly is then inverted and bonded to a carrier wafer. The silicon
of the tier 1 photodiode wafer is thinned. Bond pads are etched through the top of
the structure to the tier 1 first-level metal layer. The completed imager structure is
illustrated in figure F-6.
The inter-tier vias used to connect the multiple tiers of the 3-D circuit are presently
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Figure F-4: Second wafer bonding step
Figure F-5: Second set of 3-D vias
on the order of a micron. When compared to indium bump bond technology, this
represents an improvement in area utilization of two to three orders of magnitude.
Advantages of this 3-D integration technology include better circuit to interconnect
ratio, high density interconnect between wafer tiers, and reduced digital system power.
Multiple material systems and process technologies may also be integrated into the
same 3-D system.
Table F.1 provides a listing of design rules relevant to the MITLL 3-D process.[2,
pages 61-63][3, page 2] There are two sets of constraints, one corresponding to a
conservative design rule set, and one that is more aggressive, in anticipation of future
tool capabilities, and perhaps at the cost of decreased yield. In the MITLL rules set,
3-D vias are defined by features on the 3DCUT layer of the tier through which the
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o pad
Figure F-6: 3-D imager configured for backside imaging
via is cut and a corresponding feature on the 3DLAND layer of the tier onto which
the 3-D via lands. For these rules, "masking metal" refers to the top-level metal of
the tiers that are not flipped. This masking metal must include a donut feature as
specified by these rules to ensure proper formation of the 3-D via. The donut serves
as a hard mask during the 3-D via etch and also provides electrical contact to the
via. The rules listed in table F.1 assume that the layout of neither tier is flipped.
(I.e., the rules apply to the situation of tiers 2 and 3 of the structure in figure F-6.)
Also, note that these rules (with the exception of 41.11 and 42.13) pertain to physical
verification of the layout database for a single tier, not a multi-tier stack.
Figure F-7 shows example layouts of 3-D vias implemented using these design
rules. From these illustrations, it is readily apparent that the primary limitation of
the 3-D integration technology is wafer-to-wafer misalignment. Misalignment is due
to a combination of effects, each of which may contribute translational, rotational,
or expansional errors. This poor alignment tolerance forces the implementation of a
large landing pad on the mating metal level. For the case where the landing is made
to the underside of the first metal level as opposed to the top level metal, a substantial
exclusion zone within which active devices may not be instantiated is required. This
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Rule Description Constraint
No. Conservative Aggressive
41.1,2 3DCUT size (horiz. and vert.) 2.000 pm 1.250 pm
41.3,4 3DCUT min. spacing 0.900 pm 0.700 pm
41.5,6 Min. masking metal surround on 3DCUT 0.250 pm 0.125 pm
41.7,8 3DCUT surround on donut opening 0.250 pm 0.125 pm
in masking metal (only size allowed)
41.9,10 Min. 3DCUT spacing to 3DLAND on 2.750 pm 1.650 pm
same tier
41.11 3DCUT not corresponding to 3DLAND on prohibited
mating tier
41.12* Min. 3DCUT spacing to POLY 1.000 pm -
41.13* Min. 3DCUT spacing to ACTIVE 1.075 pm -
41.14* Min. 3DCUT spacing to non-masking metal 0.800 pm -
42.1,2 3DLAND size (horiz. and vert.) 2.000 pm 1.250 pm
42.3,4 3DLAND min. spacing on common 0.900 pm 0.700 pm
mating metal
42.5,6 3DLAND min. spacing on isolated 3.850 pm 2.100 pm
mating metal
42.7,8 Min. mating metal surround on 3DLAND 1.750 pm 0.875 pm
42.9,10 Min. 3DLAND spacing to ACTIVE or 2.250 pm 1.375 pm
POLY
42.13 3DLAND not corresponding to 3DCUT on prohibited
mating tier
Table F.1: Version 5.11 (Jan. 2002) and *version 6.mosaic (July 2003) MITLL 3-D
process design rules
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is not necessary when the inter-tier via lands on the top side of the top metal level. On
the tier through which the inter-tier via cuts, 3DCUT aligns directly to the masking
metal, making the exclusion zone on that tier for layers through which the narrow
part of the inter-tier via passes independent of 3DCUT alignment. This gives rise to
a smaller exclusion zone, defined by rules 41.12-14 in table F. 1. For the conservative
rules, this is on the order of 1 pm, but could be reduced to something on the order
of a conventional metal-metal spacing in a more aggressive rule set.
These exclusion zones significantly reduce the available circuit area on each tier
and thus limit the versatility of post-bond 3-D via processes. However, manufactura-
bility concerns make post-bond 3-D via processes significantly more realizable than
pre-bond 3-D via processes. It is reasonable to expect that the availability of post-
bond 3-D via processes will lead that of pre-bond 3-D via processes. An analysis of
3-D circuit design and process tradeoffs must therefore consider any exclusion zones
that are a consequence of the integration scheme.
F.2 The MIT MTL Pre-bond 3-D Via Process
In the pre-bond 3-D via process under development at the Microsystem Technology
Laboratories at MIT [19, 36, 37], the starting point is also a set of initial processed
SOI wafers, such as those pictured in figure F-8. For the sake of this discussion, two
tiers are assumed.
Prior to wafer bonding, one of these wafers is inverted and bonded to a carrier
wafer. This wafer will correspond to tier 1. The handle silicon of the tier 1 wafer is
removed, and vias are etched to make contact with an interconnect level on this first
tier. This is illustrated in figure F-9. Copper bonding pads are formed on each wafer,
as shown in figure F-10 In the present MIT MTL implementation [37], the contact
pads consist of a 300-nm Cu layer and a 50-nm Ta layer. These are passivated using
plasma-enhanced chemical vapor deposited (PECVD) oxide followed by planarization
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FIRST SOI WAFER
SECOND SOI WAFER
Figure F-8: Initial set of processed SOI wafers
Inter-tier Vias
Figure F-9: Definition of inter-tier vias
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Cu Bonding Pads
TIER 1 WAFER ON CARRIER
Cu Bonding Pads
TIER 2 WAFER
Figure F-10: Formation of Cu bond pads
Figure F-11: Two-tiered structure after Cu-Cu bonding
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using CMP. The two surfaces are subsequently mated using low-temperature Cu-
Cu thermocompression, forming the interconnected tiers. The bonded structure is
illustrated in figure F-11
Since the MIT MTL process is not yet available for circuit prototyping, formal
design rules are not available. However, it is possible to form an understanding of
the origins of future design rules based on process considerations. In [37], 500-pm
inter-tier vias are used to achieve a via aspect ratio between 2:1 and 3:1. For the
sake of consistency, these will be indicated by the drawn layer 3DCUT. This via is
directly aligned to a METALl level, thus requiring a METAL1 surround comparable
to that for a standard via. Because the 500-11m inter-tier via size is determined by
via etch aspect ratio, it is to be expected that the via size will scale according to
buried oxide (BOX) thickness. Hence, it can be assumed that the size of this via is on
the order of a standard intra-tier local interconnect via. The required ACTIVE and
POLY exclusion zone is determined by 3DCUT-to-(ACTIVE OR POLY) alignment
error plus applicable CD error. In many cases, this results in an exclusion zone that
is only slightly larger than the minimum contact-to-gate spacing.
On each tier, the copper bonding pad size and spacing is determined in large part
by alignment considerations. In [37] the wafer-to-wafer alignment system has a 3-pm
3-o misalignment. This is projected to improve. Since the origin of this misalignment
error is the same as that seen for the MITLL process, it is useful to compare the
resulting Cu bond pad minimum size and spacing to rules listed in table F.1. For
the MITLL post-bond 3-D via process, the alignment tolerance is +2 Jim for the
conservative case and +1 pm for the aggressive case. Subtracting expected tapering
of the inter-tier via, and adding additional CD variation and photomask registration
considerations one obtains Rule 42.7,8: "min. mating metal surround on 3DLAND."
For the case of Cu-Cu bond pads, the rule for minimum pad size is a function of
both alignment tolerance and landing tolerance. For the sake of a simple example,
assume one-dimensional misalignment. If wmin is the minimum width of a Cu bond
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pad, kiand is the fraction of the pad width (in one dimension) that must be landed
and AXaign is worst-case misalignment, then Wnvin ~ A_"g" In section 3.2.6, a
more realistic calculation of minimum bond pad size that takes into account two-
dimensional misalignment is discussed.
The rule for minimum pad spacing is also determined primarily by the alignment
tolerance. To this one must add additional margin for other process effects to ensure
electrical isolation of independent inter-tier connections. In addition to the sizing and
spacing rules, a Cu bond pad density rule is required to ensure mechanically reliable
bonding.
To summarize, the MIT MTL process flow potentially offers significant reductions
in the size of the circuit exclusion zone in the vicinity of the inter-tier via. 3-D via
density, however, is still limited by the wafer-wafer alignment tolerance. Further inte-
gration work is necessary before this process is available for large circuit prototyping.
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Appendix G
Availability of Code Produced as
Part of This Work
To facilitate further development of GTX resources pertaining to 3-D design, the
GTX "knowledge" produced as part of this work will be made available to the public.
This includes parameter files, rule files and scripts. A link to this archive will be
posted at the following World Wide Web address:
http://www-mtl.mit.edu/~reif/project/projects.htm
Public release of this material is subject to a timetable to be determined by
applicable release review procedures. It is estimated that the code will be made
available to the public in mid-summer of 2004.
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